


bytebeat [196]



- Author: propy
- Description: Attempt implement the formula from one of the original [bytebeat video](#) in hardware.
- [GitHub repository](#)
- HDL project
- Mux address: 196
- [Extra docs](#)
- Clock: 8000 Hz
- External hardware: 8bit pcm DAC, rotary encoder

How it works

The main module accept parameters from 4x 4-bit parameters buses and generate PCM samples according to the following formula: $((t*a)\&(t\>\>b))\mid((t*c)\&(t\>\>c))$. Derivative of this project can easily be created by editing the formula in `src/bytebeat.x` and using the [XLS: Accelerated HW Synthesis](#) toolkit to regenerate the Verilog code. See the following [notebook](#) for more information.

How to test

- Tweak parameters pins using a absolute encoders
- Feed the data coming from the sample bus to a DAC

Pinout

#	Input	Output	Bidirectional
0	param a bit 0/3	pcm sample bit 0/7	param c bit 0/3
1	param a bit 1/3	pcm sample bit 1/7	param c bit 1/3
2	param a bit 2/3	pcm sample bit 2/7	param c bit 2/3
3	param a bit 3/3	pcm sample bit 3/7	param c bit 3/3
4	param b bit 0/3	pcm sample bit 4/7	param d bit 0/3
5	param b bit 1/3	pcm sample bit 5/7	param d bit 1/3
6	param b bit 2/3	pcm sample bit 6/7	param d bit 2/3
7	param b bit 3/3	pcm sample bit 7/7	param d bit 3/3