## PROJECT PROPOSAL

Title: FPGA implementation with machine learning

Proposer: Prosper Su

Supervisor: Dr David Boland

## **Project Brief**

The aim of the project is to explore possible outcomes of implementations between FPGA hardware and machine learning algorithms. While the existing developments for either machine learning algorithms or FPGA hardware implementation are mature independently, their integrations can lead to performance challenges. To address this, the various techniques such as debugging tools or new implementation methodology will be employed to generate and execute new tests. These new results then are compared against with the previous benchmarks to evaluate the new outcomes whether they are positive or negative. This exploration of software-hardware implementation which mainly based on recent optimised machine learning algorithms and FPGA hardware will provide better vision and potentials for further development within FPGA and machine learning aspects.

## Milestone

**Approvals** 

Date

**Project Milestone** 

PROJEC	FPGA implementation with machine learning
PROPOS	R Prosper Su
SUPERVI	OR Dr David Boland
DATE	Friday, 15 March 2024



15/03/2024	Dr David Boland	

Supervisor name

Supervisor Signature