Lab 01-gates

Verification of De Morgan's laws

Results table

С	b	a	f(c,b,a)
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

Link to EDA Playground project

Source VHDL code from design.vhd

Simulation screenshot



Verification of Distributive laws

Link to EDA Playground project

Source VHDL code from design.vhd

```
library ieee;
                           -- Standard library
use ieee.std_logic_1164.all; -- Package for data types and logic operations
-- Entity declaration for basic gates
entity gates is
   port(
                               : in std_logic;
                                                        -- Data input
       a_i
       b_i
                               : in std_logic;
                                                       -- Data input
                               : in std logic;
                                                        -- Data input
       сi
       f_or_left_o
                              : out std_logic;
                                                        -- OR LEFT SIDE output functi
       f_or_right_o
                              : out std_logic;
                                                        -- OR LEFT SIDE output functi
       f_and_left_o
                               : out std_logic;
                                                        -- AND LEFT SIDE output funct
```

Simulation screenshot

