Lab 01-gates

Verification of De Morgan's laws


Results table

С	b	а	f(c,b,a)
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

Link to EDA Playground project

Source VHDL code from design.vhd

Simulation screenshot



Verification of Distributive laws

Link to EDA Playground project

Source VHDL code from design.vhd

```
library ieee;
                           -- Standard library
use ieee.std_logic_1164.all; -- Package for data types and logic operations
-- Entity declaration for basic gates
entity gates is
   port(
                   : in std_logic;
       a_i
                                             -- Data input
                     : in std_logic;
       b_i
                                             -- Data input
       сi
                     : in std logic;
                                             -- Data input
       f_or_left_o : out std_logic;
                                             -- OR LEFT SIDE output function
       f or right o : out std logic;
                                             -- OR LEFT SIDE output function
                                             -- AND LEFT SIDE output function
       f_and_left_o : out std_logic;
       f_and_right_o : out std_logic
                                              -- AND RIGHT SIDE output function
   );
```

Simulation screenshot

