

# ARM Cortex<sup>™</sup>-M0 32-BIT MICROCONTROLLER

# NuMicro<sup>™</sup> Family M058/M0516BN Product Brief



#### **TABLE OF CONTENTS**

1	GENE	RAL DESCRIPTION	5
2	FEAT	JRES	6
3	BLOC	K DIAGRAM·····	11
4	SELEC	CTION TABLE	12
5	PIN CO	ONFIGURATION	13
•		33 pin	
		<sup>2</sup> 48 pin	
_		•	
6		AL APPLICATION CIRCUIT	
7	ELEC1	FRICAL CHARACTERISTICS	16
	7.1 Abso	lute Maximum Ratings ·····	16
	7.2 DC E	lectrical Characteristics ······	17
	7.3 AC E	lectrical Characteristics ······	21
	7.3.1	External Crystal ·····	21
	7.3.2	External Oscillator	
	7.3.3	Typical Crystal Application Circuits	
	7.3.4	Internal 22.1184 MHz RC Oscillator	
	7.3.5	Internal 10kHz RC Oscillator ·····	
		og Characteristics	24
	7.4.1	Specification of 12-bit SARADC······	24
	7.4.2	Specification of LDO & Power management	25
	7.4.3	Specification of Low Voltage Reset	
	7.4.4	Specification of Brown-Out Detector	
	7.4.5 7.4.6	Specification of Power-On Reset (5V)	
	7.4.0 7.4.7	Specification of Comparator	
		DC Electrical Characteristics ······	
_			
8		AGE DIMENSIONS	
		P-48 (7x7x1.4mm <sup>2</sup> Footprint 2.0mm)······	
	8.2 QFN-	-33 (5X5 mm <sup>2</sup> , Thickness 0.8mm, Pitch 0.5 mm)······	30
9	REVIS	ION HISTORY	31

# nuvoTon

#### **LIST OF FIGURES**

Figure 3-1 NuMicro™ M051 Series Block Diagram	11
Figure 4-1 NuMicro™ Naming Rule	12
Figure 5-1 NuMicro™ M051 Series QFN33 Pin Diagram	13
Figure 5-2 NuMicro™ M051 Series LQFP-48 Pin Diagram	14
Figure 7-1 Typical Crystal Application Circuit	22

# nuvoTon

LIST OF TABLES	
Table 4-1 NuMicro™ M051 Series Product Selection Guide	12



#### 1 GENERAL DESCRIPTION

The NuMicro M051<sup>™</sup> series is a 32-bit microcontroller with embedded ARM<sup>®</sup> Cortex<sup>™</sup>-M0 core for industrial control and applications which need rich communication interfaces. The Cortex<sup>™</sup>-M0 is the newest ARM embedded processor with 32-bit performance and at a cost equivalent to traditional 8-bit microcontroller. The NuMicro M051<sup>™</sup> series includes M052, M054, M058 and M0516 families.

The M058/M0516 can run up to 50 MHz. Thus it can afford to support a variety of industrial control and applications which need high CPU performance. The M058/M0516 has 32K/64K-byte embedded flash, 4K-byte data flash, 4K-byte flash for the ISP, and 4K-byte embedded SRAM.

Many system level peripheral functions, such as I/O Port, EBI (External Bus Interface), Timer, UART, SPI, I2C, PWM, ADC, Watchdog Timer and Brownout Detector, have been incorporated into the M058/M0516 in order to reduce component count, board space and system cost. These useful functions make the M058/M0516 powerful for a wide range of applications.

Additionally, the M058/M0516 is equipped with ISP (In-System Programming) and ICP (In-Circuit Programming) functions, which allow the user to update the program memory without removing the chip from the actual end product.

- 5 -

### nuvoton

#### 2 FEATURES

- Core
  - ARM<sup>®</sup> Cortex<sup>™</sup>-M0 core runs up to 50 MHz.
  - One 24-bit system timer.
  - Supports low power sleep-mode.
  - A single-cycle 32-bit hardware multiplier.
  - NVIC for the 32 interrupt inputs, each with 4-levels of priority.
  - Supports Serial Wire Debug (SWD) interface and 2 watchpoints/4 breakpoints.
- Built-in LDO for Wide Operating Voltage Range: 2.5V to 5.5V
- Memory
  - 32KB/64KB Flash memory for program memory (APROM)
  - 4KB Flash memory for data memory (DataFlash)
  - 4KB Flash memory for loader (LDROM)
  - 4KB SRAM for internal scratch-pad RAM (SRAM)
- Clock Control
  - Programmable system clock source
  - 4~24 MHz external crystal input
  - 22.1184 MHz internal oscillator (trimmed to 3% accuracy)
  - 10 kHz low-power oscillator for Watchdog Timer and wake-up in sleep mode
  - PLL allows CPU operation up to the maximum 50MHz
- I/O Port
  - Up to 40 **general**-purpose I/O (GPIO) pins for LQFP-48 package
  - Four I/O modes:
    - Quasi bi-direction
    - ◆ Push-Pull output

- 6 -



- ◆ Open-Drain output
- Input only with high impendence
- TTL/Schmitt trigger input selectable
- I/O pin can be configured as interrupt source with edge/level setting
- Supports high driver and high sink IO mode

#### Timer

- Provides four channel 32-bit timers, one 8-bit pre-scale counter with 24-bit up-timer for each timer.
- Independent clock source for each timer.
- 24-bit timer value is readable through TDR (Timer Data Register)
- Provides one-shot, periodic and toggle operation modes.
- Provide event counter function.
- Provide external capture/reset counter function equivalent to 8051 Timer2.
- Watchdog Timer
  - Multiple clock sources
  - Supports wake up from power down or sleep mode
  - Interrupt or reset selectable on watchdog time-out

#### PWM

- Built-in up to four 16-bit PWM generators; providing eight PWM outputs or four complementary paired PWM outputs
- Individual clock source, clock divider, 8-bit pre-scalar and dead-zone generator for each PWM generator
- PWM interrupt synchronized to PWM period
- 16-bit digital Capture timers (shared with PWM timers) with rising/falling capture inputs
- Supports capture interrupt
- UART
  - Up to two sets of UART device

Publication Release Date: Oct. 20, 2011 Revision V1.00

- 7 -

### nuvoTon

- Programmable baud-rate generator
- Buffered receiver and transmitter, each with 15 bytes FIFO
- Optional flow control function (CTS and RTS)
- Supports IrDA(SIR) function
- Supports RS485 function
- Supports LIN function
- SPI
  - Up to two sets of SPI device.
  - Supports master/slave mode
  - Full duplex synchronous serial data transfer
  - Provide 3 wire function
  - Variable length of transfer data from 1 to 32 bits
  - MSB or LSB first data transfer
  - Rx latching data can be either at rising edge or at falling edge of serial clock
  - Tx sending data can be either at rising edge or at falling edge of serial clock
  - Supports Byte suspend mode in 32-bit transmission
- I<sup>2</sup>C
  - Supports master/slave mode
  - Bidirectional data transfer between masters and slaves
  - Multi-master bus (no central master).
  - Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
  - Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
  - Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
  - Programmable clocks allow versatile rate control.

Publication Release Date: Oct. 20, 2011 Revision V1.00

- 8 -

### nuvoton

- Supports multiple address recognition (four slave address with mask option)
- ADC
  - 12-bit SAR ADC with 760k SPS
  - Up to 8-ch single-ended input or 4-ch differential input
  - Supports single mode/burst mode/single-cycle scan mode/continuous scan mode
  - Supports 2' complement/un-signed format in differential mode conversion result
  - Each channel with an individual result register
  - Supports conversion value monitoring (or comparison) for threshold voltage detection
  - Conversion can be started either by software trigger or external pin trigger
- Analog Comparator
  - Up to 2 comparator analog modules
  - External input or internal band gap voltage selectable at negative node
  - Interrupt when compare result change
  - Power down wake up
- EBI (External Bus Interface) for external memory-mapped device access
  - Accessible space: 64KB in 8-bit mode or 128KB in 16-bit mode
  - Supports 8-bit/16-bit data width
  - Supports byte-write in 16-bit data width
- In-System Programming (ISP) and In-Circuit Programming (ICP)
- One built-in temperature sensor with 1°C resolution
- Brown-Out Detector
  - With 4 levels: 4.3V/3.7V/2.7V/2.2V
  - Supports Brown-Out interrupt and reset option
- 96-bit unique ID
- LVR (Low Voltage Reset)

- 9 -

# nuvoTon

■ Threshold voltage levels: 2.0V

Operating Temperature: -40°C ~85°C

Packages:

■ Green package (RoHS)

■ 48-pin LQFP, 33-pin QFN

- 10 -



#### 3 BLOCK DIAGRAM




Figure 3-1 NuMicro™ M051 Series Block Diagram



#### 4 SELECTION TABLE

NuMicro M051™ Series Selection Guide

	Part number	APROM	RAM	Data	LDROM	I/O	I/O	I/O	Timer	I/O Timer	Connectivity	Connectivity		Connectivity		Connectivity		Conne		Connectivity		Connectivity		Connectivity		Connectivity		PWM	ADC	EBI	ISP	Package
ı	rarramsor	7.11 (1.01.11)		Flash			1111101	UART	SPI	I2C	J		7.50		ICP																	
	M058LBN	32KB	4KB	4KB	4KB	40	4x32-bit	2	2	1	2	8	8X12-bit	<b>v</b>	٧	LQFP48																
	M058ZBN	32KB	4KB	4KB	4KB	24	4x32-bit	2	1	1	2	5	8X12-bit		<	QFN33																
	M0516LBN	64KB	4KB	4KB	4KB	40	4x32-bit	2	2	1	2	8	8X12-bit	٧	٧	LQFP48																
	M0516ZBN	64KB	4KB	4KB	4KB	24	4x32-bit	2	1	1	2	5	8X12-bit		٧	QFN33																

Table 4-1 NuMicro™ M051 Series Product Selection Guide




Figure 4-1 NuMicro™ Naming Rule



#### 5 PIN CONFIGURATION

#### 5.1 QFN 33 pin




Figure 5-1 NuMicro™ M051 Series QFN33 Pin Diagram



#### 5.2 LQFP 48 pin





Figure 5-2 NuMicro™ M051 Series LQFP-48 Pin Diagram



#### **6 TYPICAL APPLICATION CIRCUIT**





#### 7 ELECTRICAL CHARACTERISTICS

#### 7.1 Absolute Maximum Ratings

SYMBOL	PARAMETER	MIN	MAX	UNIT
DC Power Supply	V <sub>DD</sub> -V <sub>SS</sub>	-0.3	+7.0	V
Input Voltage	VIN	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V
Oscillator Frequency	1/t <sub>CLCL</sub>	4	24	MHz
Operating Temperature	TA	-40	+85	°C
Storage Temperature	TST	-55	+150	°C
Maximum Current into V <sub>DD</sub>		-	120	mA
Maximum Current out of V <sub>SS</sub>			120	mA
Maximum Current sunk by a I/O pin			35	mA
Maximum Current sourced by a I/O pin			35	mA
Maximum Current sunk by total I/O pins			100	mA
Maximum Current sourced by total I/O pins			100	mA

Note: Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the lift and reliability of the device.



#### 7.2 DC Electrical Characteristics

 $(V_{DD} - V_{SS} = 2.5 \sim 5.5 \text{V}, \text{ TA} = 25 ^{\circ}\text{C}, F_{OSC} = 50 \text{ MHz unless otherwise specified.})$ 

PARAMETER	SYM.		SPECIF	ICATION	•	TEST CONDITIONS	
TANAMETER	OTW.	MIN.	TYP.	MAX.	UNIT		
Operation voltage	$V_{DD}$	2.5		5.5	٧	V <sub>DD</sub> =2.5V ~ 5.5V up to 50 MHz	
LDO Output Voltage	$V_{LDO}$	1.7	1.8	1.9	V	V <sub>DD</sub> ≥ 2.5V	
Band Gap Analog Input	$V_{BG}$	-5%	1.20	+5%	V	V <sub>DD</sub> =2.5V ~ 5.5V	
Analog Operating Voltage	$AV_{DD}$	0		$V_{DD}$	V		
Analog Reference Voltage	Vref	0		$AV_{DD}$	V		
	IDD1		20.6		mA	V <sub>DD</sub> = 5.5V@50MHz, enable all IP and PLL, XTAL=12MHz	
Operating Current Normal Run Mode	IDD2		14.4		mA	V <sub>DD</sub> =5.5V@50MHz, disable all IP and enable PLL, XTAL=12MHz	
@ 50 MHz	IDD3		18.9		mA	V <sub>DD</sub> = 3.3V@50MHz, enable all IP and PLL, XTAL=12MHz	
	IDD4		12.8		mA	$V_{DD}$ = 3.3V@50MHz, disable all IP and enable PLL, XTAL=12MHz	
	IDD5		6.2		mA	V <sub>DD</sub> = 5.5V@22MHz, enable all IP and IRC22M, disable PLL	
Operating Current Normal Run Mode	IDD6		3.4		mA	V <sub>DD</sub> =5.5V@22MHz, disable all IP and enable IRC22M, disable PLL	
@ 22Mhz	IDD7		6.1		mA	$V_{DD}$ = 3.3V@22MHz, enable all IP and IRC22M, disable PLL	
	IDD8		3.4		mA	V <sub>DD</sub> = 3.3V@22MHz, disable all IP and enable IRC22M, disable PLL	
	IDD9		5.3		mA	$V_{DD}$ = 5.5V@12MHz, enable all IP and disable PLL, XTAL=12MHz	
Operating Current Normal Run Mode	IDD10		3.7		mA	V <sub>DD</sub> = 5.5V@12MHz, disable all IP and disable PLL, XTAL=12MHz	
@ 12Mhz	IDD11		4.0		mA	V <sub>DD</sub> = 3.3V@12MHz, enable all IP and disable PLL, XTAL=12MHz	
	IDD12		2.3		mA	$V_{DD}$ = 3.3V@12MHz, disable all IP and disable PLL, XTAL=12MHz	

Publication Release Date: Oct. 20, 2011 Revision V1.00

- 17 -



<u> </u>		 	 					
	IDD13	3.4	mA	$V_{DD}$ = 5.5V@4MHz, enable all IP and disable PLL, XTAL=4MHz				
Operating Current Normal Run Mode	IDD14	2.6	mA	$V_{DD}$ = 5.5V@4MHz, disable all IP and disable PLL, XTAL=4MHz				
@ 4 MHz	IDD15	2.0	mA	$V_{DD}$ = 3.3V@4MHz, enable all IP and disable PLL, XTAL=4MHz				
	IDD16	1.3	mA	$V_{DD}$ = 3.3V@4MHz, disable all IP and disable PLL, XTAL=4MHz				
	IDD17	98.7	uA	$V_{DD}$ = 5.5V@10KHz, enable all IP and IRC10K, disable PLL				
Operating Current Normal Run Mode	IDD18	97.4	uA	$V_{DD}$ = 5.5V@10KHz, disable all IP and enable IRC10K, disable PLL				
@10Khz	IDD19	86.4	uA	V <sub>DD</sub> = 3.3V@10KHz, enable all IP and IRC10K, disable PLL				
	IDD20	85.2	uA	$V_{DD}$ = 3.3V@10KHz, disable all IP and enable IRC10K, disable PLL				
	IIDLE1	16.2	mA	V <sub>DD</sub> = 5.5V@50 MHz, enable all IP and PLL, XTAL=12 MHz				
Operating Current	IIDLE2	10.0	mA	V <sub>DD</sub> =5.5V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz				
Idle Mode @ 50 MHz	IIDLE3	14.6	mA	V <sub>DD</sub> = 3V@50 MHz, enable all IP and PLL, XTAL=12 MHz				
	IIDLE4	8.5	mA	V <sub>DD</sub> = 3V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz				
	IIDLE5	4.3	mA	V <sub>DD</sub> = 5.5V@22MHz, enable all IP and IRC22M, disable PLL				
Operating Current	IIDLE6	1.5	mA	V <sub>DD</sub> =5.5V@22MHz, disable all IP and enable IRC22M, disable PLL				
@ 22Mhz	IIDLE7	4.2	mA	V <sub>DD</sub> = 3.3V@22MHz, enable all IP and IRC22M, disable PLL				
	IIDLE8	1.4	mA	V <sub>DD</sub> = 3.3V@22MHz, disable all IP and enable IRC22M, disable PLL				
Operating Current Idle Mode @ 12 MHz	IIDLE9	4.3	mA	$V_{DD}$ = 5.5V@12MHz, enable all IP and disable PLL, XTAL=12MHz				
	IIDLE10	2.6	mA	$V_{DD}$ = 5.5V@12MHz, disable all IP and disable PLL, XTAL=12MHz				



	IIDLE11		2.9		mA	$V_{DD}$ = 3.3V@12MHz, enable all IP and disable PLL, XTAL=12MHz			
	IIDLE12		1.3		mA	$V_{DD}$ = 3.3V@12MHz, disable all IP and disable PLL, XTAL=12MHz			
	IIDLE13		3.0		mA	$V_{DD}$ = 5.5V@4MHz, enable all IP and disable PLL, XTAL=4MHz			
Operating Current	IIDLE14		2.3		mA	$V_{DD}$ = 5.5V@4MHz, disable all IP and disable PLL, XTAL=4MHz			
@ 4 MHz	IIDLE15		1.7		mA	$V_{DD}$ = 3.3V@4MHz, enable all IP and disable PLL, XTAL=4MHz			
	IIDLE16		1.0		mA	$V_{\text{DD}}$ = 3.3V@4MHz, disable all IP and disable PLL, XTAL=4MHz			
	IIDLE17		97.8		uA	V <sub>DD</sub> = 5.5V@10KHz, enable all IP and IRC10K, disable PLL			
Operating Current	IIDLE18		96.5		uA	V <sub>DD</sub> = 5.5V@10KHz, disable all IP and enable IRC10K, disable PLL			
ldle Mode @10Khz	IIDLE19		85.5		uA	V <sub>DD</sub> = 3.3V@10KHz, enable all IP and IRC10K, disable PLL			
	IIDLE20		84.4		uA	V <sub>DD</sub> = 3.3V@10KHz, disable all IP and enable IRC10K, disable PLL			
Standby Current Power-down Mode	IPWD1		10		μА	V <sub>DD</sub> = 5.5V, No load @ Disable BOV function			
(Deep Sleep Mode)	IPWD2		10		μΑ	V <sub>DD</sub> = 3.0V, No load @ Disable BOV function			
Input Current P0/1/2/3/4 (Quasi-bidirectional mode)	IIN1	-75	1	+15	μΑ	$V_{DD}$ = 5.5V, VIN = 0V or VIN= $V_{DD}$			
Input Leakage Current P0/1/2/3/4	ILK	-1	1	+1	μА	$V_{DD} = 5.5V, 0 < VIN < V_{DD}$			
Input Low Voltage P0/1/2/3/4 (TTL input)	VIL1	-0.3 -0.3	-	0.8 0.6	٧	$V_{DD} = 4.5V$ $V_{DD} = 2.5V$			
Input High Voltage		2.0	-	V <sub>DD</sub> +0.2		V <sub>DD</sub> = 5.5V			
P0/1/2/3/4 (TTL input)	VIH1	1.5	-	V <sub>DD</sub> +0.2	V	V <sub>DD</sub> =3.0V			
Input Low Voltage	VIL3	0	-	0.8	V	V <sub>DD</sub> = 4.5V			
XT1[*2]		0	-	0.4		V <sub>DD</sub> = 2.5V			
Input High Voltage	VIH3	3.5	-	V <sub>DD</sub> +0.2	V	V <sub>DD</sub> = 5.5V			
XT1[*2]	V 11 10	2.4	-	V <sub>DD</sub> +0.2		V <sub>DD</sub> = 3.0V			



Negative going threshold (Schmitt input), /RST	VILS	-0.5	-	0.2 V <sub>DD</sub>	V	
Positive going threshold (Schmitt input), /RST	VIHS	0.7 V <sub>DD</sub>	-	V <sub>DD</sub> +0.5	V	
Internal /RST pin pull up resistor	RRST	40		150	ΚΩ	
Negative going threshold (Schmitt input), P0/1/2/3/4	VILS	-0.5	ı	0.3 V <sub>DD</sub>	V	
Positive going threshold (Schmitt input), P0/1/2/3/4	VIHS	0.7 V <sub>DD</sub>	ı	V <sub>DD</sub> +0.5	V	
Source Current	ISR11	-300	-370	-450	μΑ	V <sub>DD</sub> = 4.5V, VS = 2.4V
P0/1/2/3/4 (Quasi- bidirectional Mode)	ISR12	-50	-70	-90	μА	V <sub>DD</sub> = 2.7V, VS = 2.2V
,	ISR13	-40	-60	-80	μΑ	V <sub>DD</sub> = 2.5V, VS = 2.0V
Source Current	ISR21	-20	-24	-28	mA	V <sub>DD</sub> = 4.5V, VS = 2.4V
Source Current P0/1/2/3/4 (Push-pull Mode)	ISR22	-4	-6	-8	mA	V <sub>DD</sub> = 2.7V, VS = 2.2V
(Mode)	ISR23	-3	-5	-7	mA	V <sub>DD</sub> = 2.5V, VS = 2.0V
Sink Current P0/1/2/3/4	ISK11	10	16	20	mA	V <sub>DD</sub> = 4.5V, VS = 0.45V
(Quasi-bidirectional and	ISK12	7	10	13	mA	V <sub>DD</sub> = 2.7V, VS = 0.45V
Push-pull Mode)	ISK13	6	9	12	mA	V <sub>DD</sub> = 2.5V, VS = 0.45V
Brown-Out voltage with BOV_VL [1:0] =00b	VBO2.2	2.0	2.2	2.4	V	V <sub>DD</sub> =5.5V
Brown-Out voltage with BOV_VL [1:0] =01b	VBO2.7	2.5	2.7	2.9	V	V <sub>DD</sub> =5.5V
Brown-Out voltage with BOV_VL [1:0] =10b	VBO3.8	3.5	3.7	3.9	V	V <sub>DD</sub> =5.5V
Brown-Out voltage with BOV_VL [1:0] =11b	VBO4.5	4.1	4.3	4.5	V	V <sub>DD</sub> =5.5V
Hysteresis range of BOD voltage	VBH	30	-	150	mV	V <sub>DD</sub> = 2.5V~5.5V


#### Notes:

- 1. /RST pin is a Schmitt trigger input.
- 2. XTAL1 is a CMOS input.
- 3. Pins of P0, P1, P2, P3 and P4 can source a transition current when they are being externally driven from 1 to 0. In the condition of  $V_{DD}$ =5.5V, 5he transition current reaches its maximum value when Vin approximates to 2V .



#### 7.3 AC Electrical Characteristics

#### 7.3.1 External Crystal



Note: Duty cycle is 50%.

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS	CONDITION
Clock High Time	t <sub>CHCX</sub>	20	-	-	nS	
Clock Low Time	t <sub>CLCX</sub>	20	-	-	nS	
Clock Rise Time	t <sub>CLCH</sub>	-	-	10	nS	
Clock Fall Time	t <sub>CHCL</sub>	-	-	10	nS	

#### 7.3.2 External Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Input clock frequency	External crystal	4	12	24	MHz
Temperature	-	-40	-	85	℃
$V_{DD}$	-	2.5	5	5.5	V
Operating current	12 MHz@ V <sub>DD</sub> = 5V	-	1	-	mA

-21-



#### 7.3.3 Typical Crystal Application Circuits

CRYSTAL	C1	C2
4 MHz ~ 24 MHz	'	onal tal specification)




Figure 7-1 Typical Crystal Application Circuit



#### 7.3.4 Internal 22.1184 MHz RC Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Center Frequency	-	-	22.5608		MHz
Onlik water di lata wand On villata w	+25 C; V <sub>DD</sub> =5V	-3	-	+3	%
Calibrated Internal Oscillator Frequency	-40 C~+85 C; V <sub>DD</sub> =2.5V~5.5V	-5	-	+5	%
Operating current	V <sub>DD</sub> =5V	-	500	-	uA

#### 7.3.5 Internal 10kHz RC Oscillator

PARAMETER	ARAMETER CONDITION MIN. TYP.		TYP.	MAX.	UNIT
Supply voltage <sup>[1]</sup>	-	2.5	-	5.5	V
Center Frequency	-	-	10	-	kHz
Calibrata d Internal Casillatan	+25 C; V <sub>DD</sub> =5V	-30	-	+30	%
Calibrated Internal Oscillator Frequency	-40 C~+85 C; V <sub>DD</sub> =2.5V~5.5V	-50	-	+50	%
Operating current	V <sub>DD</sub> =5V	-	5	-	uA

#### Notes

<sup>1.</sup> Internal operation voltage comes from LDO.



#### 7.4 Analog Characteristics

#### 7.4.1 Specification of 12-bit SARADC

PARAMETER	SYM. MIN.		TYP.	MAX.	UNIT
Resolution	-	-	-	12	Bit
Differential nonlinearity error	DNL	-	±1.2	-	LSB
Integral nonlinearity error	INL	-	±1.2	-	LSB
Offset error	EO	-	+3	+5	LSB
Gain error (Transfer gain)	EG	-	-4	-6	-
Monotonic	-		Guaranteed		-
ADC clock frequency	FADC	-	-	16	MHz
Conversion time	TADC	-	13	-	Clock
Sample rate	FS	-	-	760	K SPS
Supply voltage	$V_{\text{LDO}}$	-	1.8	-	V
Supply Voltage	VADD	3	-	5.5	V
Supply current (Avg.)	IDD	-	0.5	-	mA
Supply current (Avg.)	IDDA	-	1.5	-	mA
Input voltage range	VIN	0	-	$AV_{DD}$	V
Capacitance	CIN	-	5	-	pF



#### 7.4.2 Specification of LDO & Power management

RAMETER	MIN	TYP	MAX	UNIT	NOTE
Input Voltage	2.5	5	5.5	V	V <sub>DD</sub> input voltage
Output Voltage	-10%	1.8	+10%	V	LDO output voltage
Temperature	-40	25	85	°C	
С	-	1u	-	F	Resr=1ohm

#### Note:

- 1. It is recommended a 100nF bypass capacitor is connected between  $V_{DD}$  and the closest  $V_{SS}$  pin of the device.
- 2. For ensuring power stability, a 1uF or higher capacitor must be connected between LDO pin and the closest  $V_{SS}$  pin of the device.



#### 7.4.3 Specification of Low Voltage Reset

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Operation voltage	-	2.5	5	5.5	V
Temperature	-	-40	25	85	$^{\circ}$ C
Quiescent current	V <sub>DD</sub> =5.5V	-	-	5	uA
	Temperature=25°	1.7	2.0	2.3	V
Threshold voltage	Temperature=-40°	-	2.3	-	V
	Temperature=85°	-	1.8	-	V
Hysteresis	-	0	0	0	V

#### 7.4.4 Specification of Brown-Out Detector

Parameter	Condition	Min.	Тур.	Max.	Unit
Operation voltage	-	2.5	-	5.5	V
Quiescent current	AV <sub>DD</sub> =5.5V	-	-	140	μΑ
Temperature	-	-40	25	85	$^{\circ}\!\mathbb{C}$
	BOV_VL[1:0]=11	4.1	4.3	4.5	V
Brown-Out voltage	BOV_VL [1:0]=10	3.5	3.7	3.9	V
	BOV_VL [1:0]=01	2.5	2.7	2.9	V
BOV_VL [1:0]=00		2.0	2.2	2.4	V
Hysteresis	-	30m	-	150m	V

#### 7.4.5 Specification of Power-On Reset (5V)

Parameter	Condition	Min.	Тур.	Max.	Unit
Temperature	-	-40	25	85	$^{\circ}$ C
Reset voltage	V+	-	2	-	V
Quiescent current	Vin>reset voltage	-	1	-	nA

Publication Release Date: Oct. 20, 2011 Revision V1.00



#### 7.4.6 Specification of Temperature Sensor

PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply voltage <sup>[1]</sup>		1.62	1.8	1.98	٧
Temperature		-40	-	85	$^{\circ}$
Gain		-1.72	-1.76	-1.80	mV/°C
Offset	Temp=0 °C	717	725	733	mV

Note[1]: Internal operation voltage comes from LDO.

#### 7.4.7 Specification of Comparator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Temperature	-	-40	25	85	$^{\circ}\mathbb{C}$
$V_{DD}$	-	2.4	3	5.5	V
V <sub>DD</sub> current	-	-	40	80	uA
Input offset voltage	-		10	20	mV
Output swing	-	0.1	-	V <sub>DD</sub> -0.1	V
Input common mode range	-	0.1	-	V <sub>DD</sub> -0.1	V
DC gain	-	-	70	-	dB
Propagation delay	@VCM=1.2 V and VDIFF=0.1 V	-	200	-	ns
Hysteresis	@VCM=0.2 V ~ V <sub>DD</sub> -0.2V	-	±10	-	mV
Stable time	@CINP=1.3 V CINN=1.2 V	-	-	2	us



#### 7.5 Flash DC Electrical Characteristics


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
N <sub>endu</sub>	Endurance		100000			cycles <sup>[1]</sup>
T <sub>ret</sub>	Retention time	Temp=85 °C	10			year
T <sub>erase</sub>	Page erase time		19	20	21	ms
T <sub>mess</sub>	Mess erase time		30	40	50	ms
T <sub>prog</sub>	Program time		38	40	42	us
V <sub>DD</sub>	Supply voltage		1.62	1.8	1.98	V <sup>[2]</sup>
I <sub>dd1</sub>	Read current				0.25	mA
I <sub>dd2</sub>	Program/Erase current				7	mA
I <sub>pd</sub>	Power down current			1	20	uA

- Number of program/erase cycles.
   V<sub>DD</sub> is source from chip LDO output voltage.
- 3. Guaranteed by design, not test in production.




#### 8 PACKAGE DIMENSIONS

#### 8.1 LQFP-48 (7x7x1.4mm<sup>2</sup> Footprint 2.0mm)



# nuvoTon

### 8.2 QFN-33 (5X5 mm<sup>2</sup>, Thickness 0.8mm, Pitch 0.5 mm)





#### 9 REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
V1.0	Oct 20, 2011	1	Initial issued

- 31 -



#### **Important Notice**

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.