Reversible Circuits

draft

May 2023

0.1 Introduction

The main purpose of studying reversible circuits is the theoretical possibility of being able to perform computations at almost zero energy cost.

Bennett demonstrated that it is possible to construct a reversible turing machine that does not destroy information and thus can be operated with very little energy.

Also, according to the Landauer principles, energy is always dissipated when a logically irreversible action is performed.

A logical circuit is reversible if it is a bi-jective (one-to-one and onto) function, which means every input combination is uniquely mapped with an output combination. This effectively enables us to determine the input using the output which is not always possible in classical computation.

Reversible Circuits are built using gates similar to how non-reversible circuits are made. These gates are reversible in nature as well.

A very well-known reversible gate is the Toffoli gate. The Toffoli gate has 2 control lines and 1 target line, if the controls are represented using a, b and the target is represented using c. After passing through the Toffoli gate, the target line becomes $c \oplus a \wedge b$ where \oplus represents the XOR operation and \wedge represents the AND operation. In simpler terms, if a and b are 1, c gets flipped.

Reversible circuits has gained importance in fields such as cryptography, communications and digital signal processing where it requires computations that transforms the data without erasing any of the original information. However, the applicability of reversible circuits is not limited to applications that are inherently reversible. [Taken from Introduction section of Ketan N. Patel, John P. Hayes, Fellow, IEEE, and Igor L. Markov, Member, IEEE]. It is can also be used in conventional irreversible computation.

The testing of conventional reversible circuits has been primarily considered in respect to fault models. Our approach involves a popular fault model, called the missing gate fault model, which is best suited to quantum technologies. We strive to find a minimum test vector that will determine the correctness of a reversible circuit, which covers all the possible missing gate faults.

0.2 Faults

0.2.1 What is a Fault?

A fault is a disturbance in the system which causes the circuit to deviate from it's intended behaviour. A certain input is said to detect a fault when it's resultant output is different in the absence and presence of the fault. Faults may or may not be detectable. Some faults do not affect the final output of the circuit and they are called redundant faults.

0.2.2 Types of Faults:

There are many types of faults but for our purposes we will be focusing on these three types:

Single Missing Gate Fault

1. Definition

Abbreviated as SMGF, as the name suggests, single missing gate fault refers to the absence of a single gate from the given circuit.

2. Detection

An input which produces 1's at every target line for the gate in question can be used to detect Single Missing Gate Faults for that gate. For a n-Gate circuit, there can be a maximum of n SMGFs.

Partial Missing Gate Faults

1. Definition

Abbreviated as PMGF, partial missing gate fault refers to the absence of one or more controls from a given gate. For our purposes, we will only be talking about 1° partial missing gate faults.

2. Detection

If a given gate has n-controls, an input that produces 1 at n-1 such controls can be used to detect partial missing gate faults for that gate. For a n-Gate circuit and every gate

having c_i controls where $i \in [1, n]$, the total number of 1° PMGFs can be written as $\sum_{i=1}^{n} c_i$.

Multiple Missing Gate Faults

1. Definition

Abbreviated as MMGF, multiple missing gate fault refers to the absence of more than one, continuous gates for a circuit.

2. Detection

If a given gate has n-controls, an input that produces 1 at n-1 such controls can be used to detect partial missing gate faults for that gate. For a n-Gate circuit the total number of MMGFs can be written as $\frac{(n) \times (n-1)}{2}$.

0.3 Motivation

The number of input combination grows exponentially with the number of input lines. For example for 5 input lines there can be 2^5 input combinations. As the number of input line grows, it becomes infeasible to detect flaws in the circuit efficiently. Hence there arises a need for a minimal test set of input vectors that covers most if not all faults possible for a given circuit.

Finding such a minimal set is a variation of the set-cover problem. The set-cover problem is a NP-Hard problem which implies there is no optimal way to determine if a such a given input vector is the minimal set or not.

We will only be considering SMGF, 1° PMGF and MMGF. Not all MMGFs are detectable, some can go completely undetected.

0.4 Approaches

0.4.1 First Approach

Lets say the circuit has n input lines and g gates. We start off by simulating the circuit and storing the SMGF, PMGF and MMGF faults that can be identified using the input. This pre-computation takes 2^n cycles since there are 2^n possible input vectors.

A gate can be represented using two integers, a target and a control

```
n ← number of input lines for that gate

target ← n-length binary number with 1 bit at location of target

control ← n-length binary number with 1 bits at control points

Gate ← Pair(target, control)
```

As a result, every circuit can be represented by the following properties

g ← Number of Gates in the circuit
 n ← Number of Lines in the circuit

Circuit \leftarrow List of g gates with n input lines

Given a circuit having g gates, we can determine the number of faults that are possible:

Algorithm 0.1: Counting Faults

```
g \leftarrow number of gates
1
 2
 3
      Single Missing Gate Faults:
 4
           count\_smgf \leftarrow g
 5
      Partial Missing Gate Faults:
           \operatorname{count\_pmgf} \leftarrow \sum_{i=1}^{g} \operatorname{control} \ \operatorname{points} \ \textit{in} \ \mathit{gate}_i
 7
 8
      Multiple Missing Gate Faults:
           count_mmgf \leftarrow \frac{(g) \times (g-1)}{2}
10
11
    Total Faults:
12
           count\_total \leftarrow count\_smgf + count\_pmgf + count\_mmgf
13
```

A filtered set of input vector that can be used to identify all faults can be generated using the following algorithm:

Algorithm 0.2: Filtered Set of Inputs

```
begin
1
  n \leftarrow number of input lines
   fault_mapping \leftarrow mapping of a fault to unique integer IDs
   function filterInputs (n, fault_mapping):
5
        leftPointer \leftarrow 0
6
        rightPointer \leftarrow 2^n - 1
7
8
         faults\_covered \leftarrow \{\}
9
         fault_encountered \( \sime \) mapping of input vector to set of faults identified by it.
10
         total_faults 
total number of SMGFs, 1° PMGFs and MMGFs possible
11
12
        function simulate_circuit (input_vector):
13
              simulated\_faults \leftarrow all faults identified by input\_vector
14
             set\_of\_IDs \leftarrow [fault\_mapping[fault]] for fault in simulated_faults]
15
             return set\_of\_IDs
16
17
        end simulate_circuit
```

```
18
19
        while len(faults_covered) < total_faults AND leftPointer <= rightPointer:</pre>
20
             left_new_faults \leftarrow simulate_circuit(leftPointer)
21
             faults\_covered \leftarrow faults\_covered \cup left\_new\_faults
22
             fault\_encountered[leftPointer] \leftarrow left\_new\_faults
23
24
25
             right_new_faults ← simulate_circuit(rightPointer)
             faults_covered ← faults_covered ∪ right_new_faults
26
             fault_{encountered}[rightPointer] \leftarrow right_{new_faults}
27
        end while
28
29
        return fault_encountered
30
31
   end filterInputs
32
```

After this set has been constructed, we select the input vectors from this set greedily to construct the final set of input vectors that cover all possible faults:

Algorithm 0.3: Greedily selecting input vectors

```
begin
2
   fault_encountered 

mapping between input vector and corresponding fault set identified
3
4
   function greedy Selection (fault_encountered):
5
6
        function set Difference (A, B):
            A. fault\_set \leftarrow A. fault\_set \setminus B. fault\_set
7
            return A
8
        end set Difference
9
10
        fault\_list \leftarrow list of tuples [(i, f)]
11
                                      for each key-value pair (i, f) in fault_encountered
12
13
14
        selection \leftarrow \{\}
        selected\_input\_vectors \leftarrow []
15
16
        while fault_list is NOT empty:
17
18
            highest \leftarrow max(fault\_list) w.r.t fault\_set length
19
            selected_input_vectors ← selected_input_vectors ∪ highest.input_vector
20
21
            selection \leftarrow selection \cup highest.fault\_set
22
            fault\_list \leftarrow [setDifference(element, highest) for element in fault\_list]
23
            24
        end while
25
26
27
        return selected_input_vectors
   end greedy Selection
```