european space agency european space research and technology centre

TOS-ESD/JG/508 Issue 1.0 November 2000 Original: English

LEON/AMBA VHDL model description

(leon-2.2)

Prepared by J. Gaisler

1	Overview	5				
1.1	News in LEON-1 version 2.2					
1.2	License	5				
1.3	Functional overview					
1.3.1	Integer unit					
1.3.2	Floating-point unit and co-processor					
1.3.3	Cache sub-system					
1.3.4	Memory interface					
1.3.5	Timers					
1.3.6	Watchdog					
1.3.7	UARTs					
1.3.8	Interrupt controller					
1.3.9	Parallel I/O port					
1.3.10	AMBA on-chip buses					
1.3.11	Boot loader					
1.3.11	DOOL 104461	,				
2	LEON integer unit and cache sub-system	8				
2.1	Overview					
2.2	Instruction pipeline					
2.3	Instruction cache					
2.3.1	Operation					
2.3.2	Instruction cache flushing					
2.3.3	Diagnostic cache access					
2.3.4	Instruction cache tag					
2.4	Data cache					
2.4.1	Operation					
2.4.2	Write buffer					
2.4.3	Data cache flushing					
2.4.4	Diagnostic cache access					
2.4.5	Cache bypass					
2.4.6	Data cache tag					
2.5	Cache Control Register					
2.6	ASI assignment					
2.7	Co-processor interface					
2.8	FPU interface.					
2.9	Exceptions					
2.10	Processor reset operation					
2.10	Unimplemented instructions.					
2.11	Chimpienicited instructions	1 /				
3	AMBA on-chip buses	18				
3.1	AHB bus					
3.2	APB bus					
3.3	AHB status register					
3.4	AHB cache aspects					
J		20				
4	On-chip peripherals	21				
4.1	On-chip registers					
4.2	Interrupt controller					
4.2.1	Operation	22				

4.2.2	Interrupt assignment	23
4.2.3	Control registers	
4.3	Timer unit	25
4.3.1	Operation	25
4.3.2	Registers	26
4.4	UARTs	27
4.4.1	Transmitter operation	27
4.4.2	Receiver operation	
4.4.3	Baud-rate generation	
4.4.4	Loop back mode	
4.4.5	Interrupt generation	
4.4.6	UART registers	
4.5	Parallel I/O port	
4.6	LEON configuration register	
4.7	Power-down	
1.,	1 0 WOL GOWILL	32
5	External memory access	33
5.1	Memory interface	
5.2	Memory controller	
5.3	RAM access	
5.4	PROM access	
5.5	Memory mapped I/O	
5.6	Burst cycles	
5.7	8-bit and 16-bit memory configuration	
5.7.1	Memory configuration register 1	
5.7.1	Memory configuration register 2	
5.8	Write protection	
5.0	write protection	30
6	Signals	40
6.1	Memory bus signals	
6.2	System interface signals	
6.3	Signal description	
0.5	Signal description	
7	VHDL model architecture	43
7.1	Model hierarchy	43
7.2	Model coding style	
7.3	Clocking scheme	
8	Model Configuration	45
8.1	Synthesis configuration	45
8.2	Integer unit configuration	45
8.3	Cache configuration	
8.4	Memory controller configuration	
8.5	Debug configuration	
8.6	Peripheral configuration	
8.7	Boot configuration	
8.7.1	Booting from internal prom	
8.7.2	Booting from cache memory	
8.7.3	PMON S-record loader	
0.1.5	1 1/1 O 1 \ D 1 1 C C C I G 1 C G G C C C C C C C C C C C C C C C	・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・

8.8	AMBA configuration	50
8.8.1	AHB master configuration	
8.8.2	AHB slave configuration	50
8.8.3	AHB cachability configuration	50
8.8.4	APB configuration	
9	Simulation	52
9.1	Un-packing the tar-file	
9.2	Compilation	
9.3	Generic test bench	
9.4	Disassembler	
9. 4 9.5	Test program	
9.6	Simulator specific support	
9.6.1	Modelsim	
9.6.2		
	Synopsys VSS	
9.7	Post-synthesis simulation	33
10	Synthesis	54
10.1	General	54
10.2	Synthesis procedure	54
10.2.1	Synplify	55
10.2.2	Synopsys-DC	55
10.2.3	Synopsys-FC2 and Synopsys-FE	55
10.2.4	Leonardo	
11	Porting to a new technology or synthesis tool	56
11.1	General	
11.1	Target specific mega-cells	
11.2.1	Register-file	
11.2.1	Cache ram memory cells	
11.2.2	Pads	
11.2.3	raus	31
12	Known problems and short-comings	
12.1	UART receiver	58
12.2	Integer unit	58
12.3	Division instructions	58
12.4	Leonardo 2000.x fails	58
12.5	Synopsys FC2 only supports VIRTEX	58

1 Overview

The LEON VHDL model implements a 32-bit processor conforming to the SPARC V8 architecture. It is designed for embedded applications with the following features on-chip: separate instruction and data caches, interrupt controller, two 24-bit timers, two UARTs, power-down function, watchdog, 16-bit I/O port and a flexible memory controller. Additional modules can easily be added using the on-chip AMBA AHB/APB buses. The VHDL model is fully synthesisable with most synthesis tools and can be implemented on both FPGAs and ASICs. Simulation can be done with all VHDL-87 compliant simulators.

1.1 News in LEON-1 version 2.2

- Addition of parallel FPU and co-processor interface
- AMBA AHB/APB internal buses
- Re-organisation of code to simplify porting to new target technologies
- Support of Synopsys simulation and synthesis tools
- Support for Leonardo synthesis tool
- Built-in boot-loader with auto-configuration of external memory
- 16-bit memory interface

Warning: some memory controller functions have been modified and might need attention if you are upgrading from LEON version 2.1:

- All external memory transfers now take a minimum of two clock cycles.
- The RAM write strobes each enable one byte lane instead of one bank.
- All write strobes are now clocked on the positive clock.

1.2 License

The LEON VHDL model is provided under two licenses: the GNU Public License (GPL) and the Lesser GNU Public License (LGPL). The LGPL applies to the LEON model itself while remaining support files and test benches are provided under GPL. This means that you can use LEON as a core in a system-on-chip design without having to publish the source code of any additional IP-cores you might use. You must however publish any modifications you have made to the LEON core itself as described in LGPL.

1.3 Functional overview

A block diagram of LEON can be seen in figure 1.




Figure 1: LEON block diagram

1.3.1 Integer unit

The LEON integer unit implements the SPARC V8 standard and is fully compatible with ERC32. The number of register windows is configurable within the limit of the SPARC standard (2 - 32), with a default setting of 8.

1.3.2 Floating-point unit and co-processor

The LEON model does not include an FPU, provides a direct interface to the Meiko FPU core, and a general interface to connect other floating-point units. A generic co-processor interface is provided to allow interfacing of custom co-processors.

1.3.3 Cache sub-system

Separate instruction and data caches are provided, each configurable to 1 - 64 kbyte, with 8 - 32 bytes per line. Sub-blocking is implemented with one valid bit per 32-bit word. The

caches uses streaming during line-refill to minimise refill latency. The data cache uses write-through policy and implements a double-word write-buffer.

1.3.4 Memory interface

The memory interface provides a direct interface PROM, SRAM and memory mapped I/O devices. The memory areas can be programmed to either 8-, 16- or 32-bit data width.

1.3.5 Timers

Ī

Two 24-bit timers are provided on-chip. The timers can work in periodic or one-shot mode. Both timers are clocked by a common 10-bit prescaler.

1.3.6 Watchdog

A 24-bit watchdog is provided on-chip. The watchdog is clocked by the timer prescaler. When the watchdog reaches zero, an output signal (WDOG) is asserted. This signal can be used to generate system reset.

1.3.7 UARTs

Two 8-bit UARTs are provided on-chip. The baud-rate is individually programmable and data is sent in 8-bits frames with one stop bit. Optionally, one parity bit can be generated and checked.

1.3.8 Interrupt controller

The interrupt controller manages a total of 15 interrupts, originating from internal and external sources. Each interrupt can be programmed to one of two levels.

1.3.9 Parallel I/O port

A 16-bit parallel I/O port is provided. Each bit can be programmed to be an input or an output. Some of the bits have alternate usage, such as UART inputs/outputs and external interrupts inputs.

1.3.10 AMBA on-chip buses

The processor has a full implementation of AMBA AHB and APB on-chip buses. A flexible configuration scheme makes it simple to add new IP cores. Also, all provided peripheral units implement the AMBA AHB/APB interface making it easy to add more of them, or reuse them on other processors using AMBA.

1.3.11 Boot loader

A on-chip boot loader can optionally be enabled, allowing to boot the processor and download applications without any external boot prom. This feature is mostly suitable for FPGA implementations.

2 LEON integer unit and cache sub-system

The LEON integer unit (IU) implements SPARC integer instructions as defined in SPARC Architecture Manual version 8. It is a new implementation not based on any previous designs. The implementation is focused on portability and low complexity.

2.1 Overview

The LEON integer unit has the following features:

- 5-stage instruction pipeline
- Separate instruction and data cache interface
- Support for 2 32 register windows
- Low-cost iterative hardware multiplication

Figure 2 shows a block diagram of the integer unit.




Figure 2: LEON integer unit block diagram

ı

I

2.2 Instruction pipeline

The LEON integer unit uses a single instruction issue pipeline with 5 stages:

- 1. FE (Instruction Fetch): If the instruction cache is enabled, the instruction is fetched directly from the instruction cache. Otherwise, the fetch is forwarded to the memory controller. The instruction is valid at the end of this stage and is latched inside the IU.
- 2. DE (Decode): The instruction is decoded and the operands are read. Operands may come from the register file or from internal data bypasses. CALL and Branch target addresses are generated in this stage.
- 3. EX (Execute): ALU, logical, and shift operations are performed. For memory operations (e.g., LD) and for JMPL/RETT, the address is generated.
- 4. ME (Memory): Data cache is accessed. For cache reads, the data will be valid by the end of this stage, at which point it is aligned as appropriate. Store data read out in the E-stage is written to the data cache at this time.
- 5. WR (Write): The result of any ALU, logical, shift, or cache read operations are written back to the register file.

773 1 1 1 1 1 1	• • • • • • • • • • • • • • • • • • • •	,	
Table I liete the co	volge nar inetrijetion l	lacciiming cacha hit anc	l na laad intarlaak)
Table I lists the C	ACIES DEL HISHACHOH A	(assuming cache hit and	i no ioau mienoeki.

Instruction	Cycles
CALL	1
JMPL	2
Single load	1
Double load	2
Single store	2
Double store	3
SMUL/UMUL	35
FLUSH	1
Taken Trap	4
Atomic load/store	3
All other instructions	1

Table 1: Instruction timing

2.3 Instruction cache

2.3.1 Operation

The LEON instruction cache is a direct-mapped cache, configurable to 1 - 64 kbyte. The instruction cache is divided into cache lines with 8 - 32 bytes of data. Each line has a cache tag associated with it consisting of a tag field and one valid bit for each 4-byte sub-block. On an instruction cache miss to a cachable location, the instruction is fetched and the corresponding tag and data line updated.

If instruction burst fetch is enabled in the cache control register (CCR) the cache line is filled from main memory starting at the missed address and until the end of the line. At the same time, the instructions are forwarded to the IU (streaming). If the IU cannot accept the streamed instructions due to internal dependencies or multi-cycle instruction, the IU is halted until the line fill is completed. If the IU executes a control transfer instruction (branch/CALL/JMPL/RETT/TRAP) during the line fill, the line fill will be terminated on the next fetch. If instruction burst fetch is enabled, instruction streaming is enabled even when the cache is disabled. In this case, the fetched instructions are only forwarded to the IU and the cache is not updated.

If a memory access error occurs during a line fill with the IU halted, the corresponding valid bit in the cache tag will not be set. If the IU later fetches an instruction from the failed address, a cache miss will occur, triggering a new access to the failed address. If the error remains, an instruction access error trap (tt=0x1) will be generated.

2.3.2 Instruction cache flushing

The instruction cache is flushed by executing the FLUSH instruction or by writing to ASI=0x5. The flushing will take one cycle per cache line during which the IU will not be halted, but during which the instruction cache will be disabled. When the flush operation is completed, the cache will resume the state (disabled, enabled or frozen) indicated in the cache control register.

2.3.3 Diagnostic cache access

Diagnostic software may read the tags directly by executing a single word load alternate space instructions in ASI space 0xC. Address bits making up the cache offset will be used to index the tag to be read, all other address bits are ignored. Similarly, the data sub-blocks may be read by executing a single word load alternate space instructions in ASI space 0xE. The cache offset indexes the line to be read while A[4:2] indexes which of the eight sub-blocks to be read.

The tags can be directly written by executing single word store alternate space instructions in ASI space 0xE. The cache offset will index the tag to be written, and D[31:12] is written into the ATAG filed (see below). The valid bits are written with the D[7:0] of the write data.

The data sub-blocks can be directly written by executing single word store alternate space instructions in ASI space 0xD. The cache offset indexes the cache line and A[4:2] selects the sub-block. Note that diagnostic access to the cache is not possible during a FLUSH operation.

2.3.4 Instruction cache tag

A instruction cache tag entry consists of several fields as shown in figure 3:



Figure 3: Instruction cache tag layout

Field Definitions:

- [30:10]: Address Tag (ATAG) Contains the tag address of the cache line.
- [7:0]: Valid (V) When set, the corresponding sub-block of the cache line contains valid data. These bits is set when a sub-block is filled due to a successful cache miss; a cache fill which results in a memory error will leave the valid bit unset. A FLUSH instruction will clear all valid bits. V[0] corresponds to address 0 in the cache line, V[1] to address 1, V[2] to address 2 and so on.

NOTE: only the necessary bits will be implemented in the cache tag, depending on the cache configuration. As an example, a 2 kbyte cache with 32 bytes per line would only have eight valid bits and 21 tag bits. The cache rams are sized automatically by the ram generators in the model.

2.4 Data cache

2.4.1 Operation

The LEON data cache is a direct-mapped cache configurable to 1 - 64 kbyte. The write policy for stores is write-through with no-allocate on write-miss. The data cache is divided into cache lines of 8 - 32 bytes. Each line has a cache tag associated containing a tag field and one valid bit per 4-byte sub-block. On a data cache read-miss to a cachable location, 4 bytes of data are loaded into the cache from main memory.

2.4.2 Write buffer

The write buffer (WRB) consists of three 32-bit registers used to temporarily hold store data. until it is sent to the destination device. For half-word or byte stores, the stored data replicated into proper byte alignment for writing to a word-addressed device, before being loaded into one of the WRB registers. The WRB is emptied prior to a load miss cache fill sequence to avoid any stale data from being read in to the data cache.

Since the processor executes in parallel with the write buffer, a write error will not cause an exception to the store instruction. Depending on memory and cache activity, the write cycle may not occur until several clock cycles after the store instructions has completed. If a write error occurs, the currently executing instruction will take trap 0x2b.

Note: the 0x2b trap handler should flush the data cache, since a write hit would update the cache while the memory would keep the old value due the write error.

2.4.3 Data cache flushing

The data cache can be flushed by executing the flush instruction or by writing to ASI=0x6 (any address or data). The flushing will take one cycle per line during which the IU will not be halted, but during which the data cache will be disabled. When the flush operation is completed, the cache will resume the state (disabled, enabled or frozen) indicated in the cache control register.

2.4.4 Diagnostic cache access

Diagnostic software may read the tags directly by executing a single word load alternate space instructions in ASI space 0xF. The cache offset indexes the tag to be read, all other address bits are ignored. Similarly, the data sub-blocks may be read by executing a single word load alternate space instructions in ASI space 0xE. The cache offset indexes the line to be read while A[4:2] index which of the sub-blocks to be read.

The tags can be directly written by executing single word store alternate space instructions in ASI space 0xE. The cache offset indexes the tag to be written, and A[31:10] is written into the ATAG filed (see below). The valid bits are written with the D[7:0] of the write data.

The data sub-blocks can be directly written by executing single word store alternate space instructions in ASI space 0xF. Address bits The cache offset indexes the cache line and A[4:2] selects the sub-block. The sub-block is written with the write data.

Note that diagnostic access to the cache is not possible during a FLUSH operation.

2.4.5 Cache bypass

The memory can be accessed directly without caching by using ASI=0x0. However, if the accessed location is in the (data) cache, the cache will be updated to reflect the changed memory contents.

2.4.6 Data cache tag

A data cache tag entry consists of several fields as shown in figure 4:



Figure 4: Data cache tag layout

Field Definitions:

- [30:12]: Address Tag (ATAG) Contains the address of the data held in the cache line.
- [3:0]: Valid (V) When set, the corresponding sub-block of the cache line contains valid data. These bits is set when a sub-block is filled due to a successful cache miss; a cache fill which results in a memory error will leave the valid bit unset. V[0] corresponds to address 0 in the cache line, V[1] to address 1, V[2] to address 2 and V[3] to address 3.

NOTE: only the necessary bits will be implemented in the cache tag, depending on the cache configuration. As an example, a 2 kbyte cache with 32 bytes per line would only have eight valid bits and 21 tag bits. The cache rams are sized automatically by the ram generators in the model.

2.5 Cache Control Register

The operation of the instruction and data caches is controlled through a common Cache Control Register (CCR) (figure 5). Each cache can be in one of three modes: disabled, enabled and frozen. If disabled, no cache operation is performed and load and store requests are passed directly to the memory controller. If enabled, the cache operates as described above. In the frozen state, the cache is accessed and kept in sync with the main memory as if it was enabled, but no new lines are allocated on read misses.




Figure 5: Cache control register

Field Definitions:

- [31:17]: Reserved
- [16]: Instruction burst fetch (IB). This bit enables burst fill during instruction fetch.
- [15]: Instruction cache flush pending (IP). This bit is set when an instruction cache flush operation is in progress.
- [14]: Data cache flush pending (DP). This bit is set when an data cache flush operation is in progress.
- [5]: Data Cache Freeze on Interrupt (DF) If set, the data cache will automatically be frozen when an asynchronous interrupt is taken.
- [4]: Instruction Cache Freeze on Interrupt (IF) If set, the instruction cache will automatically be frozen when an asynchronous interrupt is taken.
- [3:2]: Data Cache state (DCS) Indicates the current data cache state according to the following: X0= disabled, 01 = frozen, 11 = enabled.
- [1:0]: Instruction Cache state (ICS) Indicates the current data cache state according to the following: X0= disabled, 01 = frozen, 11 = enabled.

If the DF or IF bit is set, the corresponding cache will be frozen when an asynchronous interrupt is taken. This can be beneficial in real-time system to allow a more accurate calculation of worst-case execution time for a code segment. The execution of the interrupt handler will not evict any cache lines and when control is returned to the interrupted task, the cache state is identical to what it was before the interrupt.

If a cache has been frozen by an interrupt, it can only be enabled again by enabling it in the CCR. This is typically done at the end of the interrupt handler before control is returned to the interrupted task.

2.6 ASI assignment

Table appendix 2 shows the address space identifier (ASI) usage for LEON. Only ASI[3:0] are used for the mapping, ASI[7:4] have no influence on operation.

ASI	Usage	
0x0, 0x1, 0x2, 0x3	Uncached access. Will update the cache on read hit.	
0x5	Flush instruction cache	
0x6	Flush data cache	
0x4, 0x8, 0x9, 0xA, 0xB	Cached access	
0xC	Instruction cache tags	
0xD	Instruction cache data	
0xE	Data cache tags	
0xF	Data cache data	

Table 2: ASI usage

2.7 Co-processor interface

LEON can be configured to provide a generic interface to a special-purpose co-processor. The interface allows an execution unit to operate in parallel to increase performance. One co-processor instruction can be started each cycle as long as there are no data dependencies. When finished, the result is written back to the co-processor register file. The execution unit is connected to the interface using the following two records:

```
type cp_unit_in_type is record
                             -- coprocessor execution unit input
      : std_logic_vector (63 downto 0); -- operand 1
 op1
 290
          : std_logic_vector (63 downto 0); -- operand 2
 opcode : std_logic_vector (9 downto 0); -- opcode
 start : std_logic;
                                -- start
         : std logic;
 load
                                 -- load operands
 flush
         : std_logic;
                                 -- cancel operation
end record;
type cp_unit_out_type is record -- coprocessor execution unit output
 res : std_logic_vector (63 downto 0); -- result
         : std_logic_vector (1 downto 0); -- condition codes
         : std logic vector (5 downto 0); -- exception
 busy : std_logic;
                                 -- eu busy
end record;
```

The waveform diagram for the execution unit interface can be seen in figure 6:




Figure 6: Execution unit waveform diagram

The execution unit is started by asserting the start signal together with a valid opcode. The operands are driven on the following cycle together with the load signal. If the instruction will take more than one cycle to complete, the execution unit must drive busy from the cycle after the start signal was asserted, until the cycle before the result is valid. The result, condition codes and exception information are valid from the cycle after the de-assertion of busy, and until the next assertion of start. The opcode (cpi.opcode[9:0]) is the concatenation of bits [19,13:5] of the instruction. If execution of a co-processor instruction need to be prematurely aborted (due to an IU trap), cpi.flush will be asserted for two clock cycles. The execution unit should then be reset to its idle condition.

2.8 FPU interface

The LEON model can be connected to the Meiko floating-point core, thereby providing full floating-point support according to the SPARCV8 standard. Two interface options are av: either using a parallel interface identical to the above described co-processor interface, or an integrated interface where FP instruction do not execute in parallel with IU instruction. The FPU interface is enabled/selected by setting of the FPU element of the configuration record.

The direct FPU interface does not implement a floating-point queue, the processor is stopped during the execution of floating-point instructions. This means that QNE bit in the %fsr register always is zero, and any attempts of executing the STDFQ instruction will generate a FPU exception trap. The parallel interface lets FPU instructions execute in parallel with IU instructions and only halts the processor in case of data- or resource dependencies. Refer to the SPARC V8 manual for a more in-depth discussion of the FPU and co-processor characteristics.

2.9 Exceptions

LEON adheres to the general SPARC trap model. The table below shows the implemented traps and their individual priority.

Trap	TT	Pri	Description	
reset	0x00	1	Power-on reset	
write error	0x2b	2	write buffer error	
instruction_access_error	0x01	3	Error during instruction fetch (EDAC, illegal address)	
illegal_instruction	0x02	5	UNIMP or other un-implemented instruction	
privileged_instruction	0x03	4	Execution of privileged instruction in user mode	
fp_disabled	0x04	6	Execution of floating-point instruction	
window_overflow	0x05	7	SAVE into invalid window	
window_underflow	0x06	7	RESTORE into invalid window	
mem_address_not_aligned	0x07	8	Memory access to un-aligned address	
fp_exception	0x08	9		
data_access_exception	0x09	10	Access error during load or store instruction	
tag_overflow	0x0A	10	Tagged arithmetic overflow	
interrupt_level_1	0x11	25	Asynchronous interrupt 1	
interrupt_level_2	0x12	24	Asynchronous interrupt 2	
interrupt_level_3	0x13	23	Asynchronous interrupt 3	
interrupt_level_4	0x14	22	Asynchronous interrupt 4	
interrupt_level_5	0x15	21	Asynchronous interrupt 5	
interrupt_level_6	0x16	20	Asynchronous interrupt 6	
interrupt_level_7	0x17	19	Asynchronous interrupt 7	
interrupt_level_8	0x18	18	Asynchronous interrupt 8	
interrupt_level_9	0x19	17	Asynchronous interrupt 9	
interrupt_level_10	0x1A	16	Asynchronous interrupt 10	
interrupt_level_11	0x1B	15	Asynchronous interrupt 11	
interrupt_level_12	0x1C	14	Asynchronous interrupt 12	
interrupt_level_13	0x1D	13	Asynchronous interrupt 13	
interrupt_level_14	0x1E	13	Asynchronous interrupt 14	
interrupt_level_15	0x1F	12	Asynchronous interrupt 15	
trap_instruction	0x80 - 0xFF	11	Software trap instruction (TA)	

Table 3: Trap allocation and priority

2.10 Processor reset operation

The processor is reset by asserting the RESET input for at least four consecutive clock cycles. The following table indicates the reset values of the registers which are affected by the reset. All other registers maintain their value (or are undefined).

Register	Reset value
PC (program counter)	0x0
nPC (next program counter)	0x4
PSR (processor status register)	ET=0, S=1
CCR (cache control register)	0x0

Table 4: Processor reset values

Execution will start from address 0.

2.11 Unimplemented instructions

The following SPARC V8 instruction are not implemented:

Instruction	
UDIV, UDIVcc	
SDIV, SDIVcc	

Table 5: Unimplemented instruction

3 AMBA on-chip buses

Two on-chip buses are provided: AMBA AHB and APB. The APB bus is used to access on-chip registers in the peripheral functions, while the AHB bus is used for high-speed data transfers. The specification for the AMBA bus can be downloaded from ARM, at: www.arm.com. The full AHB/APB standard is implemented and the AHB/APB bus controllers can be customised through the TARGET package. Additional (user defined) AHB/APB peripherals should be added in the MCORE module.

3.1 AHB bus

Ī

ı

LEON uses the AMBA-2.0 AHB bus to connect the processor (cache controllers) to the memory controller and other (optional) high-speed units. In the default configuration, the processor is the only master on the bus, while two slaves are provided: the memory controller and the APB bridge. Table 6 below shows the default address allocation.

Address range	Size	Mapping	Module
0x00000000 - 0x1FFFFFFF 0x20000000 - 0x3FFFFFFF 0x40000000 - 0x7FFFFFFF	512 M 512 M 1G	Prom Memory bus I/O Ram	Memory controller
0x80000000 - 0x9FFFFFF	256 M	On-chip registers	APB bridge

Table 6: AHB address allocation

An attempt to access a non-existing device will generate an AHB error response.

The AHB bus can connect up to 16 masters and any number of slaves. The LEON processor core is normally connected as master 0, while the memory controller and APB bridge are connected at slaves 0 and 1. Each master is connected to the bus through two records, corresponding to the AHB signals:

```
-- AHB master inputs (HCLK and HRESETn routed separately)
  type AHB_Mst_In_Type is
     record
        HGRANT:
                    Std_ULogic;
                                                         -- bus grant
                    Std_ULogic;
                                                        -- transfer done
        HREADY:
                    Std_Logic_Vector(1
        HRESP:
                                             downto 0); -- response type
                    Std_Logic_Vector(HDMAX-1 downto 0); -- read data bus
        HRDATA:
       HCACHE:
                 Std_ULogic;
                                                    -- cacheable access
     end record;
  -- AHB master outputs
  type AHB_Mst_Out_Type is
     record
        HBUSREQ:
                    Std_ULogic;
                                                         -- bus request
                                                         -- lock request
        HLOCK:
                    Std_ULogic;
                    Std_Logic_Vector(1
        HTRANS:
                                             downto 0); -- transfer type
                    Std_Logic_Vector(HAMAX-1 downto 0); -- address bus (byte)
        HADDR:
        HWRITE:
                    Std_ULogic;
                                                         -- read/write
                                             downto 0); -- transfer size
        HSIZE:
                    Std_Logic_Vector(2
                    Std_Logic_Vector(2
                                             downto 0); -- burst type
        HBURST:
        HPROT:
                    Std_Logic_Vector(3
                                             downto 0); -- protection control
                    Std_Logic_Vector(HDMAX-1 downto 0); -- write data bus
        HWDATA:
     end record;
```

Each slave is similarly connected through two records:

```
-- AHB slave inputs (HCLK and HRESETn routed separately)
    type AHB_Slv_In_Type is
        record
            HSEL:
                             Std ULogic;
                                                                                  -- slave select
                             Std_Logic_Vector(HAMAX-1 downto 0); -- address bus (byte)
            HADDR:
                            Std_ULogic; -- read/write
Std_Logic_Vector(1 downto 0); -- transfer type
Std_Logic_Vector(2 downto 0); -- transfer size
Std_Logic_Vector(2 downto 0); -- burst type
Std_Logic_Vector(HDMAX-1 downto 0); -- write data bus
                           Std_ULogic;
                                                                                 -- read/write
            HWRITE:
            HTRANS:
            HSIZE:
            HBURST:
            HWDATA:
                             Std_Logic_Vector(3 downto 0); -- protection control
Std_ULogic; -- transfer done
Std_Logic_Vector(3 downto 0); -- current master
            HPROT:
            HMASTER:
            HMASTLOCK: Std_ULogic;
                                                                                 -- locked access
        end record;
    -- AHB slave outputs
    type AHB_Slv_Out_Type is
        record
            HREADY:
                             Std ULogic;
                                                                                  -- transfer done
                           Std_Logic_Vector(1 downto 0); -- transfer done
Std_Logic_Vector(1 downto 0); -- response type
Std_Logic_Vector(HDMAY-1 downto 0); -- read data bys
            HRESP:
                             Std_Logic_Vector(HDMAX-1 downto 0); -- read data bus
            HRDATA:
                             Std_Logic_Vector(15
                                                                downto 0); -- split completion
            HSPLIT:
        end record;
```

The AHB controller (AHBARB) controls the AHB bus and implements both bus decoder/multiplexer and the bus arbiter. The arbitration scheme is fixed priority where the bus master with highest index has highest priority. The processor is by default put on the lowest index.

3.2 APB bus

The APB bridge is connected to the AHB bus as a slave and acts as the (only) master on the APB bus. The slaves are connected through a pair of records containing the APB signals:

```
-- APB slave inputs (PCLK and PRESETn routed separately)
  type APB_Slv_In_Type is
     record
        PSEL:
                    Std_ULogic;
        PENABLE:
                    Std_ULogic;
                    Std_Logic_Vector(PAMAX-1 downto 0);
        PADDR:
        PWRITE:
                    Std_ULogic;
        PWDATA:
                    Std_Logic_Vector(PDMAX-1 downto 0);
     end record;
  -- APB slave outputs
  type APB_Slv_Out_Type is
     record
        PRDATA:
                    Std_Logic_Vector(PDMAX-1 downto 0);
     end record;
```

The number of APB slaves and their address range is defined through the APB slave table in the TARGET package. The default table has 10 slaves.

3.3 AHB status register

Any access triggering an error response on the AHB bus will be registered in two registers; AHB failing address register and AHB status register. The failing address register will store the address of the access while the memory status register will store the access and error types. The registers are updated when an error occur, and the NE (new error) is set. While the NE bit is set, interrupt 1 is generated to inform the processor about the error. After an error, the NE bit has to be reset by software.

Figure 7 shows the layout of the AHB status register.



Figure 7: AHB status register

- [8]: NE New error. Set when a new error occurred.
- [7]: RW Read/Write. This bit is set if the failed access was a read cycle, otherwise it is cleared.
- [6:3]: HMASTER AHB master. This field contains the HMASTER[3:0] of the failed access.
- [2:0] HSIZE transfer size. This filed contains the HSIZE[2:0] of the failed transfer.

3.4 AHB cache aspects

Since no MMU is provided with LEON, the AHB controller generates a signal which indicates to the AHB masters whether the current access may be cached. The areas containing cachable data are defined through a table in the AHB configuration record.

The standard configuration is to mark the PROM and RAM areas of the memory controller as cachable while the remaining AHB address space is non-cachable. There is no cache-snooping performed by the cache controllers - if data is sent to memory from an other AHB master than the processor, a (data) cache flush operation should be done before the new data can safely be used by the processor.

4 On-chip peripherals

4.1 On-chip registers

A number of system support functions are provided directly on-chip. The functions are controlled through registers mapped APB bus according to the following table:

Address	Register		
0x80000000	Memory configuration register 1		
0x80000004	Memory configuration register 2		
0x80000008	Reserved		
0x8000000C	AHB Failing address register		
0x80000010	AHB status register		
0x80000014	Cache control register		
0x80000018	Power-down register		
0x8000001C	Write protection register 1		
0x80000020	Write protection register 2		
0x80000024	LEON configuration register		
0x80000040	Timer 1 counter register		
0x80000044	Timer 1 reload register		
0x80000048	Timer 1 control register		
0x8000004C	Watchdog register		
0x80000050	Timer 2 counter register		
0x80000054	Timer 2 reload register		
0x80000058	Timer 2 control register		
0x80000060	Scaler counter register		
0x80000064	Scaler reload register		
0x80000070	Uart 1 data register		
0x80000074	Uart 1 status register		
0x80000078	Uart 1 control register		
0x8000007C			
0x80000080	Uart 2 data register		
0x80000084	Uart 2 status register		
0x80000088	Uart 2 control register		
0x8000008C	Uart 2 scaler register		
0x80000090	-		
0x80000094	Interrupt pending register		
0x80000098	Interrupt force register		
0x8000009C	Interrupt clear register		
0x800000A0			
0x800000A4	I/O port direction register		
0x800000A8	I/O port interrupt configuration register		

Table 7: On-chip registers

4.2 Interrupt controller

The LEON interrupt controller is used to prioritize and propagate interrupt requests from internal or external devices to the integer unit. In total 15 interrupts are handled, divided on two priority levels. Figure 8 shows a block diagram of the interrupt controller.




Figure 8: Interrupt controller block diagram

4.2.1 Operation

When an interrupt is generated, the corresponding bit is set in the interrupt pending register. The pending bits are ANDed with the interrupt mask register and then forwarded to the priority selector. Each interrupt can be assigned to one of two levels as programmed in the interrupt level register. Level 1 has higher priority than level 0. The interrupts are prioritised within each level, with interrupt 15 having the highest priority and interrupt 1 the lowest. The highest interrupt from level 1 will be forwarded to the IU - if no unmasked pending interrupt exists on level 1, then the highest unmasked interrupt from level 0 will be forwarded. When the IU acknowledges the interrupt, the corresponding pending bit will automatically be cleared.

Interrupt can also be forced by setting a bit in the interrupt force register. In this case, the IU acknowledgement will clear the force bit rather than the pending bit.

After reset, the interrupt mask register is set to all zeros while the remaining control registers are undefined.

Interrupts 10 - 15 are unused by the default configuration of LEON and can be use by added IP cores. These interrupts are routed to the ACORE module. Note that interrupt 15 is not maskable and should be used with care.

4.2.2 Interrupt assignment

Table 8 shows the assignment of interrupts.

Interrupt	Source	
15	user defined	
14	user defined (PCI)	
13	user defined	
12	user defined	
11	user defined	
10	user defined	
9	Timer 2	
8	Timer 1	
7	Parallel I/O[3]	
6	Parallel I/O[2]	
5	Parallel I/O[1]	
4	Parallel I/O[0]	
3	UART 1	
2	UART 2	
1	AHB error	

Table 8: Interrupt assignments

4.2.3 Control registers

The operation of the interrupt controller is programmed through the following registers:




Figure 9: Interrupt mask and priority register

Field Definitions:

- [31:17]: Interrupt level (ILEVEL[15:1]) indicates whether an interrupt belongs to priority level 1 (ILEVEL[n]=1) or level 0 (ILEVEL[n]=0).
- [15:1]: Interrupt mask (IMASK[15:0]) indicates whether an interrupt is masked (IMASK[n]=0) or enabled (IMASK[n]=1).
- [16], [0]: Reserved



Figure 10: Interrupt pending register

Field Definitions:

- [15:1]: Interrupt pending (IPEND[15:0]) indicates whether an interrupt is pending (IPEND[n]=1).
- [31:16], [0]: Reserved



Figure 11: Interrupt force register

Field Definitions:

- [15:1]: Interrupt force (IFORCE[15:1]) indicates whether an interrupt is being forced (IFORCE[n]=1).
- [31:16], [0]: Reserved



Figure 12: Interrupt clear register

Field Definitions:

- [15:1]: Interrupt force (ICLEAR[15:1]) if written with a '1', will clear the corresponding bit(s) in the interrupt pending register. A read returns zero.
- [31:16], [0]: Reserved

4.3 Timer unit

The timer unit implements two 24-bit timers, one 24-bit watchdog and one 10-bit shared prescaler (figure 13).




Figure 13: Timer unit block diagram

4.3.1 Operation

The prescaler is clocked by the system clock and decremented on each clock cycle. When the prescaler underflows, it is reloaded from the prescaler reload register and a timer tick is generated for the two timers and watchdog. The effective division rate is therefore equal to prescaler reload register value + 1.

The operation of the timers is controlled through the timer control register. A timer is enabled by setting the enable bit in the control register. The timer value is then decremented each time the prescaler generates a timer tick. When a timer underflows, it will automatically be reloaded with the value of the timer reload register if the reload bit is set, otherwise it will stop and reset the enable bit. An interrupt will be generated after each underflow.

The timer can be reloaded with the value in the reload register at any time by writing a 'one' to the load bit in the control register.

The watchdog operates similar to the timers, with the difference that it is always enabled and upon underflow asserts the external signal WDOG. This signal can be used to generate a system reset.

To minimise complexity, the two timers and watchdog share the same decrementer. This means that the minimum allowed prescaler division factor is 4 (reload register = 3).

4.3.2 Registers

Figures 14 to 17 shows the layout of the timer unit registers.



Figure 14: Timer 1/2 and Watchdog counter registers



Figure 15: Timer 1/2 reload registers




Figure 16: Timer 1/2 control registers

- [2]: Load counter (LD) when written with 'one', will load the timer reload register into the timer counter register. Always reads as a 'zero'.
- [1]: Reload counter (RL) if RL is set, then the counter will automatically be reloaded with the reload value after each underflow.
- [0]: Enable (EN) enables the timer when set.



Figure 17: Prescaler reload register



Figure 18: Prescaler counter register

4.4 UARTs

Two identical UARTs are provided for serial communications. The UARTs support data frames with 8 data bits, one optional parity bit and one stop bit. To generate the bit-rate, each UART has a programmable 12-bits clock divider. Hardware flow-control is supported through the RTSN/CTSN hand-shake signals. Figure 19 shows a block diagram of a UART.




Figure 19: UART block diagram

4.4.1 Transmitter operation

The transmitter is enabled through the TE bit in the UART control register. When ready to transmit, data is transferred from the transmitter holding register to the transmitter shift register and converted to a serial stream on the transmitter serial output pin (TXD). It automatically sends a start bit followed by eight data bits, an optional parity bit, and one stop bits (figure 20). The least significant bit of the data is sent first




Figure 20: UART data frames

Following the transmission of the stop bit, if a new character is not available in the transmitter holding register, the transmitter serial data output remains high and the transmitter shift register empty bit (TSRE) will be set in the UART control register. Transmission resumes and the TSRE is cleared when a new character is loaded in the transmitter holding register. If the

transmitter is disabled, it will continue operating until the character currently being transmitted is completely sent out. The transmitter holding register cannot be loaded when the transmitter is disabled.

If flow control is enabled, the CTSN input must be low in order for the character to be transmitted. If it is deasserted in the middle of a transmission, the character in the shift register is transmitted and the transmitter serial output then remains inactive until CTSN is asserted again. If the CTSN is connected to a receivers RTSN, overrun can effectively be prevented.

4.4.2 Receiver operation

The receiver is enabled for data reception through the receiver enable (RE) bit in the USART control register. The receiver looks for a high to low transition of a start bit on the receiver serial data input pin. If a transition is detected, the state of the serial input is sampled a half bit clocks later. If the serial input is sampled high the start bit is invalid and the search for a valid start bit continues. If the serial input is still low, a valid start bit is assumed and the receiver continues to sample the serial input at one bit time intervals (at the theoretical centre of the bit) until the proper number of data bits and the parity bit have been assembled and one stop bit has been detected. The serial input is sampled three times for each bit and averaged to filter out noise.

During this process the least significant bit is received first. The data is then transferred to the receiver holding register (RHR) and the data ready (DR) bit is set in the USART status register. The parity, framing and overrun error bits are set at the received byte boundary, at the same time as the receiver ready bit is set.

If both receiver holding and shift registers contain an unread character when a new start bit is detected, then the character held in the receiver shift register will be lost and the overrun bit will be set in the UART status register.

If flow control is enabled, then the RTSN will be negated (high) when a valid start bit is detected and the receiver holding register contains an unread character. When the holding register is read, the RTSN will automatically be reasserted again.

4.4.3 Baud-rate generation

Each UART contains a 12-bit down-counting scaler to generate the desired baud-rate. The scaler is clocked by the system clock and generates a UART tick each time it undeflows. The scaler is reloaded with the value of the UART scaler reload register after each underflow. The resulting UART tick frequency should be 8 times the desired baud-rate.

4.4.4 Loop back mode

If the LB bit in the UART control register is set, the UART will be in loop back mode. In this mode, the transmitter output is internally connected to the receiver input and the RTSN is connected to the CTSN. It is then possible to perform loop back tests to verify operation of receiver, transmitter and associated software routines. In this mode, the outputs remain in the inactive state, in order to avoid sending out data.

4.4.5 Interrupt generation

The UART will generate an interrupt under the following conditions: when the transmitter is enabled, the transmitter interrupt is enabled and the transmitter holding register is empty; when the receiver is enabled, the receiver interrupt is enabled and the receiver holding register is full; when the receiver is enabled, the receiver interrupt is enabled and either parity, framing or overrun error bits are set in the UART status register.

4.4.6 UART registers



Figure 21: UART control register

- 0: Receiver enable (RE) if set, enables the receiver.
- 1: Transmitter enable (TE) if set, enables the transmitter.
- 2: Receiver interrupt enable (RI) if set, enables generation of receiver interrupt.
- 3: Transmitter interrupt enable (TI) if set, enables generation of transmitter interrupt.
- 4: Parity select (PS) selects parity polarity (0 = odd parity, 1 = even parity)
- 5: Parity enable (PE) if set, enables parity generation and checking.
- 6: Flow control (FL) if set, enables flow control using CTS/RTS.
- 7: Loop back (LB) if set, loop back mode will be enabled.



Figure 22: UART status register

- 0: Data ready (DR) indicates that new data is available in the receiver holding register.
- 1: Transmitter shift register empty (TS) indicates that the transmitter shift register is empty.
- 2: Transmitter hold register empty (TH) indicates that the transmitter hold register is empty.
- 3: Break received (BR) indicates that a BREAK has been received.
- 4: Overrun (OV) indicates that one or more character have been lost due to overrun.
- 5: Parity error (PE) indicates that a parity error was detected.
- 6: Framing error (FE) indicates that a framing error was detected.



Figure 23: UART scaler reload register

4.5 Parallel I/O port

A partially bit-wise programmable 32-bit I/O port is provided on-chip. The port is split in two parts - the lower 16-bits are accessible via the PIO[15:0] signal while the upper 16-bits uses D[15:0] and can only be used when the memory bus is in 8- or 16-bit mode (see "8-bit and 16-bit memory configuration" on page 36).

The low 16 I/O ports can be individually programmed as output or input, while the high 16 I/O ports only work as inputs. Two registers are associated with the operation of the I/O port; the combined I/O input/output register, and I/O direction register. When read, the input/output register will return the current value of the I/O port; when written, the value will be driven on the port signals (if enabled as output). The direction register defines the direction for each individual port bit (0=input, 1=output).



Figure 24: Memory bus address layout

- IODIR*n* I/O port direction. The value of this field defines the direction of I/O ports 0 15. If bit *n* is set the corresponding I/O port becomes an output, otherwise it is an input.
- IL defines the direction of I/O ports 16 23 (these cannot be individually programmed).

The parallel I/O port can also be used as interrupt inputs from external devices. A total of four interrupts can be generated, corresponding to interrupt levels 4, 5, 6 and 7. The I/O port interrupt configuration register (figure 25) defines which port should generate each interrupt and how it should be filtered.

31 30 29 28	24 23 22 21	20 16 1	15 14 13	12 8	7	6 5	4	0
EN LE PL I	SEL3 EN LE PL	ISEL2 E	EN LE PL	ISEL1	EN	LE PL	ISEL0	

Figure 25: I/O port interrupt configuration register

- ISELn I/O port select. The value of this field defines which I/O port (0 31) should generate parallel I/O port interrupt n.
- PL Polarity. If set, the corresponding interrupt will be active high (or edge-triggered on positive edge). Otherwise, it will be active low (or edge-triggered on negative edge).
- LE Level/edge triggered. If set, the interrupt will be edge-triggered, otherwise level sensitive.
- EN Enable. If set, the corresponding interrupt will be enabled, otherwise it will be masked.

UART I/O port **Description Type Enabling condition** signal PIO[15] TXD1 Output UART1 transmitter data UART1 transmitter enabled PIO[14] RXD1 Input UART1 receiver data PIO[13] RTS1 Output UART1 request-to-send UART1 flow-control enabled PIO[12] CTS1 Input UART1 clear-to-send PIO[11] TXD2 Output UART2 transmitter data UART2 transmitter enabled RXD2 Input UART2 receiver data PIO[10] PIO[9] RTS2 UART2 request-to-send UART2 flow-control enabled Output PIO[8] UART2 clear-to-send CTS2 Input

To save pins, the UART signals are using PIO[15:8]. Table 9 shows how the ports are shared.

Table 9: UART/IO port usage

4.6 LEON configuration register

Since LEON is synthesised from a extensively configurable VHDL model, the LEON configuration register (read-only) is used to indicate which options were enabled during synthesis. For each option present, the corresponding register bit is hardwired to '1'. Figure 26 shows the layout of the register.




Figure 26: LEON configuration register

- [24:20]: Number of register windows. The implemented number of SPARC register windows -1.
- [19:17]: Instruction cache size. The size (in Kbytes) of the instruction cache. Cache size = 2^{ICSZ} .
- [16:15]: Instruction cache line size. The line size (in 32-bit words) of each line. Line size = 2^{ILSZ} .
- [14:12]: Data cache size. The size (in kbytes) of the data cache. Cache size = 2^{DCSZ} .
- [11:10]: Data cache line size. The line size (in 32-bit words) of each line. Line size = 2^{DLSZ} .
- [9]: UDIV/SDIV instruction implemented
- [8]: UMUL/SMUL instruction implemented
- [6]: Memory status and failing address register present
- [5:4]: FPU type (00 = none, 01=Meiko)
- [3:2]: PCI core type (00=none, 01=Phoenix, 10=ESA, 11=other)
- [1:0]: Write protection type (00=none, 01=standard)

4.7 Power-down

The processor can be powered-down by writing (an arbitrary) value to the power-down register. Power-down mode will be entered on the next load or store instruction. To enter power-down mode immediately, two consecutive stores to the power-down register should be performed. During power-down mode, the integer unit will effectively be halted. The power-down mode will be terminated (and the integer unit re-enabled) when an unmasked interrupt with higher level than the current processor interrupt level (PIL) becomes pending. All other functions and peripherals operate as nominal during the power-down mode.

5 External memory access

5.1 Memory interface

The memory bus provides a direct interface to PROM, static RAM and memory mapped I/O devices. Chip-select decoding is done for two PROM banks, one I/O bank and four RAM banks. Figure 27 shows how the connection to the different device types is made.




Figure 27: Memory device interface

5.2 Memory controller

The external memory bus is controlled by a programmable memory controller. The controller acts as a slave on the AHB bus. The function of the memory controller is programmed through memory configuration registers 1 & 2 (MCR1 & MCR2) through the APB bus. The memory bus supports three types of devices: prom, ram and local I/O. The memory bus can also be configured in 8-bit mode for applications with low memory and performance demands. The controller can decode a 2 Gbyte address space, divided according to table table 10:

Address range	Size	Mapping		
0x00000000 - 0x1FFFFFF	512 M	Prom		
0x20000000 - 0x3FFFFFFF	512M	I/O		
0x40000000 -0x7FFFFFF	1G	RAM		

Table 10: ASI map

5.3 RAM access

The RAM area can be up to 1 Gbyte, divided on four RAM banks. The size of each bank is programmed in the RAM bank-size field (MCR2[12:9]) and can be set in binary steps from 8 Kbyte to 256 Mbyte. A read access to static RAM consists of an optional lead-in cycle, two data cycles and between zero and three waitstates. On non-consecutive accesses, a lead-out cycle is added after a read cycle to prevent bus contention due to slow turn-off time of memories or I/O devices. Figure 28 shows the basic read cycle waveform (zero waitstate).




Figure 28: Static ram read cycle

For read accesses, a separate output enable signal (RAMOEN[n]) is provided for each RAM bank, and only asserted when that bank is selected. If you use memory modules with several banks but a common output enable, use the OEN signal instead which is asserted on any read cycle. A write access is similar to the read access but has takes a minimum of three cycles:




Figure 29: Static ram write cycle

Through a feed-back loop from the write strobes, the data bus is guaranteed to be driven until the write strobes are de-asserted. Each byte lane has an individual write strobe to allow efficient byte and half-word writes. If you memory used a common write strobe for the full 16- or 32-bit data, set the read-modify-write bit MCR2 which will enable read-modify-write cycles for sub-word writes.

5.4 PROM access

Accesses to prom have the same timing as RAM accesses, the differences being that PROM cycles can have up to 15 waitstates.




Figure 30: Prom read cycle

Two PROM chip-select signals are provided, ROMSN[1:0]. ROMSN[0] is asserted when the lower half (0 - 0x10000000) of the PROM area as addressed while ROMSN[1] is asserted for the upper half (0x1000000 - 0x2000000).

5.5 Memory mapped I/O

Accesses to I/O have similar timing to ROM/RAM accesses, the differences being that a additional waitstates can be inserted by de-asserting the BRDYN signal. A lead-in cycle is always added to provide stable address before IOSN is asserted.




Figure 31: I/O read cycle

5.6 Burst cycles

To improve the bandwidth of the memory bus, accesses to consecutive addresses can be performed in burst mode. Burst transfers will be generated when the memory controller is accessed using an AHB burst request. These includes instruction cache-line fills, double loads and double stores. The timing of a burst cycle is identical to the programmed basic cycle, with the exception that a lead-out cycle will only occurs after the last transfer.

5.7 8-bit and 16-bit memory configuration

To support applications with low memory and performance requirements efficiently, it is not necessary to always have full 32-bit memory banks. The RAM and PROM areas can be individually configured for 8- or 16-bit operation by programming the ROM and RAM size fields in the memory configuration registers. Since access to memory is always done on 32-bit word basis, read access to 8-bit memory will be transformed in a burst of four read cycles while access to 16-bit memory will generate a burst of two 16-bits reads. During writes, only the necessary bytes will be writen. Figure 32 shows an interface example with 8-bit PROM and 8-bit RAM. Figure 33 shows an example of a 16-bit memory interface.




Figure 32: 8-bit memory interface example




Figure 33: 16-bit memory interface example

5.7.1 Memory configuration register 1

Memory configuration register 1 is used to program the timing of rom and local I/O accesses.




Figure 34: Memory configuration register 1


- [3:0]: Prom read waitstates. Defines the number of waitstates during prom read cycles ("0000"=0, "0001"=1,... "1111"=15).
- [7:4]: Prom write waitstates. Defines the number of waitstates during prom write cycles ("0000"=0, "0001"=1,... "1111"=15).
- [9:8]: Prom with. Defines the data with of the prom area ("00"=8, "10"=32).
- [10]: Reserved
- [11]: Prom write enable. If set, enables write cycles to the prom area.
- [17:12]: Reserved
- [18]: External address latch enable. If set, the address is sent out unlatched and must be latched by external address latches.
- [19]: I/O enable. If set, the access to the memory bus I/O area are enabled.

- [23:20]: I/O waitstates. Defines the number of waitstates during I/O accesses ("0000"=0, "0001"=1, "0010"=2,..., "1111"=15).
- [25]: Bus error (BEXCN) enable.
- [26]:Bus ready (BRDYN) enable.
- [28:27]: I/O bus width. Defines the data with of the I/O area ("00"=8, "01"=16, "10"=32).

During power-up, the prom width (bits [9:8]) are set with value on PIO[1:0] inputs. The prom waitstates fields are set to 15 (maximum). External bus error and bus ready are disabled. All other fields are undefined.

5.7.2 Memory configuration register 2

Memory configuration register 2 is used to control the timing of static ram accesses.



- [1:0]: Ram read waitstates. Defines the number of waitstates during ram read cycles ("00"=0, "01"=1, "10"=2, "11"=3).
- [3:2]: Ram write waitstates. Defines the number of waitstates during ram write cycles ("00"=0, "01"=1, "10"=2, "11"=3).
- [5:4]: Ram with. Defines the data with of the ram area ("00"=8, "10"=32, "1X"= 32).
- [6]: Read-modify-write. Enable read-modify-write cycles on sub-word writes to 16- and 32-bit areas with common write strobe (no byte write strobe).
- [8:6]: Reserved
- [12:9]: Ram bank size. Defines the size of each ram bank ("0000"=8 Kbyte, "0001"=16 Kbyte... "1111"=256 Mbyte).

5.8 Write protection

Write protection is provided to protect the memory and I/O areas against accidental overwriting. It is implemented as two block protect units capable of disabling or enabling write access to a binary aligned memory block in the range of 32 Kbyte - 1 Mbyte. Each block protect unit is controlled through a control register (figure 36). The units operate as follows: on each write access to RAM, address bits (29:15) are xored with the tag field in the control register, and anded with the mask field. A write protection error is generated if the result is not equal to zero, the corresponding unit is enabled and the block protect bit (BP) is set, or if the BP bit is cleared and the result is equal to zero. If a write protection error is detected, the write cycle is aborted and a memory access error is generated.



Figure 36: Write protection register 1 & 2

- [14:0] Address mask (MASK) this field contains the address mask
- [29:15] Address tag (TAG) this field is compared against address(29:15)
- [30] Block protect (BP) if set, selects block protect mode
- [31] Enable (EN) if set, enables the write protect unit

The ROM area can be write protected by clearing the write enable bit MCR1.

6 Signals

All input signals are latched on the rising edge of CLK. All outputs except WREN and WRITEN are clocked on the rising edge of CLK. WREN and WRITEN are clocked on the falling edge of CLK.

6.1 Memory bus signals

Name	Type	Function	Active
A[30:0]	Output	Memory address	High
BEXCN	Input	Bus exception	Low
BRDYN	Input	Bus ready strobe	Low
D[31:0]	Bidir	Memory data	High
IOSN	Output	Local I/O select	Low
OEN	Output	Output enable	Low
RAMOEN[3:0]	Output	RAM output enable	Low
RAMSN[3:0]	Output	RAM chip-select	Low
READ	Output	Read strobe	High
ROMSN[1:0]	Output	PROM chip-select	Low
RWEN[3:0]	Output	RAM write enable	Low
WRITEN	Output	Write strobe	Low

Table 11: Memory bus signals

6.2 System interface signals

Name	Туре	Function	Active
CLK	Input	System clock	High
ERRORN	Open-drain	System error	Low
PIO[15:0]	Bidir	Parallel I/O port	High
RESETN	Input	System reset	Low
WDOGN	Open-drain	Watchdog output	Low

Table 12: System interface signals

6.3 Signal description

A[30:0] - Address bus (output)

These active high outputs carry the address during accesses on the memory bus. When no access is performed, the address of the last access is driven.

BEXCN - Bus exception (input)

This active low input is sampled simultaneously with the data during accesses on the memory bus. If asserted, a memory error will be generated.

BRDYN - Bus ready (input)

This active low input indicates that the access to a memory mapped I/O area can be terminated on the next rising clock edge.

D[31:0] - Data bus (bi-directional)

D[31:0] carries the data during transfers on the memory bus. The processor only drives the bus during write cycles. During accesses to 8-bit areas, only D[31:24] are used.

IOSN - I/O select (output)

This active low output is the chip-select signal for the memory mapped I/O area.

OEN - Output enable (output)

This active low output is asserted during read cycles on the memory bus.

ROMSN[1:0] - PROM chip-select (output)

These active low outputs provide the chip-select signal for the PROM area. ROMSN[0] is asserted when the lower half of the PROM area is accessed (0 - 0x10000000), while ROMSN[1] is asserted for the upper half.

RAMOEN[3:0] - RAM output enable (output)

These active low signals provide an individual output enable for each byte lane. RAMOEN[0] controls D[31:24], RAMOEN[1] controls D[23:16], etc.

RAMSN[3:0] - RAM chip-select (output)

These active low outputs provide the chip-select signals for each RAM bank.

READ - Read cycle

This active high output is asserted during read cycles on the memory bus.

RWEN [3:0] - RAM write enable (output)

These active low outputs provide individual write strobes for each byte lane. RWEN[0] controls D[31:24], RWEN[1] controls D[23:16], etc.

WRITEN - Write enable (output)

This active low output provides a write strobe during write cycles on the memory bus.

CLK - Processor clock (input)

This active high input provides the main processor clock.

ERROR - Processor error (open-drain output)

This active low output is asserted when the processor has entered error state and is halted. This happens when traps are disabled and an synchronous (un-maskable) trap occurs.

PIO[15:0] - Parallel I/O port (bi-directional)

These bi-directional signals can be used as inputs or outputs to control external devices.

RESETN - Processor reset (input)

When asserted, this active low input will reset the processor and all on-chip peripherals.

WDOGN - Watchdog time-out (open-drain output)

This active low output is asserted when the watchdog times-out.

7 VHDL model architecture

7.1 Model hierarchy

The LEON VHDL model hierarchy can be seen in table 13 below.

Entity/Package	File name	Function
LEON	leon.vhd	LEON top level entity
LEON_PCI	leon_pci.vhd	LEON/PCI top level entity
LEON/MCORE	mcore.vhd	Main core
LEON/MCORE/CLKGEN	clkgen.vhd	Clock generator
LEON/MCORE/RSTGEN	rstgen.vhd	Reset generator
LEON/MCORE/AHBARB	ahbarb.vhd	AMBA/AHB controller
LEON/MCORE/APBMST	apbmst.vhd	AMBA/APB controller
LEON/MCORE/MCTRL	mctrl.vhd	Memory controller
LEON/MCORE/PROC	proc.vhd	Processor core
LEON/MCORE/PROC/CACHE	cache.vhd	Cache module
LEON/MCORE/PROC/CACHE/CACHEMEM	cachemem.vhd	Cache ram
LEON/MCORE/PROC/CACHE/DCACHE	dcache.vhd	Data cache controller
LEON/MCORE/PROC/CACHE/ICACHE	icache.vhd	Instruction cache controller
LEON/MCORE/PROC/CACHE/ACACHE	acache.vhd	AHB/cache interface module
LEON/MCORE/PROC/IU	iu.vhd	Processor integer unit
LEON/MCORE/PROC/FP1EU	fp1eu.vhd	parallel FPU interface
LEON/MCORE/PROC/REGFILE	regfile.vhd	Processor register file
LEON/MCORE/IRQCTRL	irqctrl.vhd	Interrupt controller
LEON/MCORE/IOPORT	ioport.vhd	Parallel I/O port
LEON/MCORE/TIMERS	timers.vhd	Timers and watchdog
LEON/MCORE/UART	uart.vhd	UARTs
LEON/MCORE/LCONF	lconf.vhd	LEON configuration register
LEON/MCORE/AHBSTAT	ahbstat.vhd	AHB status register

Table 13: LEON model hierarchy

Table 14 shows the packages used in the LEON model.

Package	File name	Function	
TARGET	target.vhd	Pre-defined configurations for various targets	
DEVICE	device.vhd	Current configuration	
CONFIG	config.vhd	Generation of various constants for processor and caches	
SPARCV8	sparcv8.vhd	SPARCV8 opcode definitions	
IFACE	iface.vhd	Type declarations for module interface signals	
MACRO	macro.vhd	Various utility functions	
AMBA	amba.vhd	Type definitions for the AMBA buses	
AMBACOMP	ambacomp.vhd	AMBA component declarations	

Table 14: LEON packages

Package File name		Function	
PADLIB	padlib.vhd	Pad generators	
RAMLIB	ramlib.vhd	Register file and cache ram generators	
FPULIB	fpu.vhd	FPU interface package	
DEBUG	debug.vhd	Debug package with SPARC disassembler	
TECH_GENERIC	tech_generic.vhd	Generic regfile and pad models	
TECH_VIRTEX	tech_virtex.vhd	Xilinx Virtex specific regfile and ram generators	
TECH_ATC35	tech_atc35.vhd	Atmel ATC35 specific regfile, ram and pad generators	
TECH_SYNPLIFY	tech_synplify.vhd	Synplify specific regfile and ram generators	
TECH_LEONARDO	tech_leonardo.vhd	Leonardo specific regfile and ram generators	

Table 14: LEON packages

7.2 Model coding style

The LEON VHDL model is designed to be used for both synthesis and board-level simulation. It is therefore written using rather high-level VHDL constructs, mostly using sequential statements. Typically, each module only contains two processes, one combinational process describing all functionality and one process implementing registers. Records are used extensively to group signals according their functionality. In particular, signals between modules are passed in records.

7.3 Clocking scheme

The model implements two clocking schemes: a continuous clock and the use of multiplexers to enable loading of pipe-line registers, or a gated clock which is stopped during pipe-line stalls. While a continuous clock provides easier timing analysis, gated clocks usually cost less area and power. The selection of clock scheme is done by setting the configuration element GATEDCLK to true or false.

8 Model Configuration

The model is configurable to allow different cache sizes, multiplier performance, clock generation, synthesis tools and synthesis libraries. Several configurations are defined as constant records in the TARGET package while the active configuration record is selected in the DEVICE package.

The model is configured from a master configuration record, containing a number of sub-records which each configure a specific module/function:

```
-- complete configuration record type
type config_type is record
  synthesis: syn_config_type;
  iu : iu_config_type;
  fpu : fpu_config_type;
  cp : cp_config_type;
  cache: cache_config_type;
  ahb : ahb_config_type;
  apb : apb_config_type;
  mctrl: mctrl_config_type;
  boot : boot_config_type;
  debug: debug_config_type;
  pci : pci_config_type;
  peri : peri_config_type;
end record;
```

8.1 Synthesis configuration

ı

The synthesis configuration sub-record is used to adapt the model to various synthesis tools and target libraries:

```
type targettechs is (gen, virtex, atc35);
type syntools is (synplify, leonardo);
type syn_config_type is record
  syntool: syntools;
  targettech: targettechs;
  infer_ram: boolean; -- infer cache ram automatically
  infer_regf: boolean; -- infer regfile automatically
  infer_rom: boolean; -- infer boot prom automatically
  infer_pads: boolean; -- infer pads automatically
  infer_pads: boolean; -- select clocking strategy
  rfsyncrd: boolean; -- synchronous register-file read port
  rfsyncwr: boolean; -- synchronous register-file write port
end record;
```

Depending on synthesis tool and target technology, the technology dependant mega-cells (ram, rom, pads) can either be automatically inferred or directly instantiated. Three types of target technologies are currently supported: Xilinx Virtex (FPGA), Atmel ATC35 (0.35 um CMOS) and any technology that is supported by synthesis tools capable of automatic inference of mega-cells (Synplify and Leonardo). When using tools with inference capability targeting Xilinx Virtex, a choice can be made to either infer the mega-cells automatically or to use direct instantiation. The choice is done by setting the parameters **infer_ram**, **infer_regf** and **infer_rom** accordingly. When automatic inference of mega-blocks is disabled, the setting for the synthesis tool has no impact (this is the case when using Synopsys tools).

8.2 Integer unit configuration

The integer unit configuration record is used to control the implementation of the integer unit:

```
type iu_config_type is record
  nwindows: integer;-- # register windows (2 - 32)
  multiplier: multypes;-- multiplier type
  fpuen: integer range 0 to 1;-- FPU enable
  cpen: boolean; -- co-processor enable
  fastjump : boolean;-- enable fast jump address generation
  icchold : boolean;-- enable fast branch logic
  lddelay: integer range 1 to 2; -- # load delay cycles (1-2)
  fastdecode : boolean;-- optimise instruction decoding (FPGA only)
  impl : integer range 0 to 15; -- IU implementation ID
  version: integer range 0 to 15; -- IU version ID
end record;
```

nwindows set the number of register windows; the SPARC standard allows 2 - 32 windows, but to be compatible with the window overeflow/underflow handlers in the LEONCCS compiler, 8 windows should be used.

If an FPU will be attached, fpuen should be set to 1. If a co-processor will be attached, cpen should be set to true.

To speed up branch address generation, fastjump can be set to implement a separate branch address adder.

The pipeline can be configured to have either one or two load delay cycles. One cycle gives higher performance (lower CPI) but may result in slower timing in ASIC implementations.

In FPGA implementations, setting icchold will improve timing by adding a pipeline hold cycle if a branch instruction is presceeded by an icc-modifying instruction. Similarly, fastdecode will improve timing by adding parallel logic for register file address generation.

The impl and version fields are used to set the fixed fields in the %psr register.

8.3 Cache configuration

The cache is configured through the cache configuration record:

```
type cache_config_type is record
  icachesize: integer;-- size of I-cache in Kbytes
  ilinesize: integer;-- # words per I-cache line
  dcachesize: integer;-- size of D-cache in Kbytes
  dlinesize: integer;-- # words per D-cache line
  bootcache : boolean;-- boot from cache (Xilinx only)
end record;
```

Valid settings for the cache size are 1 - 64 (Kbyte), while the line size may be 2 - 4. The instruction and data caches may be configured independently.

8.4 Memory controller configuration

The memory controller is configured through the memory controller configuration record:

```
type mctrl_config_type is record
  bus8en : boolean; -- enable 8-bit bus operation
  bus16en : boolean; -- enable 16-bit bus operation
  rawaddr : boolean; -- enable unlatched address option
end record;
```

The 8- and 16-bit memory interface features are optional; if set to false the associated function will be disabled, resulting in a smaller design. The rawaddr fields enables the raw

(unlatched) address output option in the memory controller. If enabled, timing analysis of the address bus might be difficult since the bus outputs can be driven both by registers (synchronous) and combinational logic (asynchronous).

8.5 Debug configuration

Various debug features are controlled through the debug configuration record:

The enable field has to be true to enable the built-in disassembler (it does not affect synthesis). Setting uart to true will tie the UART transmitter ready bit permanently high for simulation (does not affect synthesis) and output any sent characters on the simulator console (line buffered). The UART output (TX) will not simulate properly in this mode. Setting iureg will trace all IU register writes to the console. Setting fpureg will trace all FPU register writes to the console.

Setting nohalt will cause the processor to take a reset trap and continue execution when error mode (trap in a trap) is encountered. Do not set this bit for synthesis since it will violate the SPARC standard.

Since SPARC instructions are always word-aligned, all internal program conter registers on ly have 30 bits (A[31:2]), making them difficult to trace in waveforms. If pclow is set to 0, the program counters will be made 32-bit to aid debugging. Only use pclow=2 for synthesis.

8.6 Peripheral configuration

Enabling of some peripheral function is controlled through the peripheral configuration record:

```
type peri_config_type is record
  cfgreg : boolean; -- enable LEON configuration register
  ahbstat : boolean; -- enable AHB status register
  wprot : boolean; -- enable RAM write-protection unit
  wdog : boolean; -- enable watchdog
end record;
```

If not enabled, the corresponding function will be suppressed resulting in a smaller design.

8.7 Boot configuration

Apart from that standard boot procedure of booting from address 0 in the external prom, LEON can be configured to boot from an internal prom or from pre-initialised cache memories. The boot options are defined on the boot configuration record as defined in the TARGET package:

```
type boot_config_type is record
boot : boottype;-- select boot source
```

I

I

```
promabits: integer range 1 to 26;-- boot prom address bits
ramrws : integer range 0 to 3;-- ram read waitstates
ramwws : integer range 0 to 3;-- ram write waitstates
sysclk : integer;-- cpu clock
baud : positive;-- UART baud rate
extbaud : boolean;-- use external baud rate setting
end record;
```

8.7.1 Booting from internal prom

If the boot option is set to 'prom', an internal prom will be inferred. By default, PMON S-record loader (see below) is put in the prom, occupying 1024 bytes. When booting from internal prom, the UART baud generator, timer 1 scaler, and memory configuration register 2 are preset to the values calculated from the boot configuration record. The UART scaler is preset to generate the desired baud rate, taking the system clock frequency into account. The timer 1 scaler is preset to generate a 1 MHz tick to the timers. The ram read and write waitstate are set directly from to the boot configuration record. Together with the auto-detection of memory (see "PMON S-record loader" on page 49), this will allow booting the S-record loader and download software into the external ram without having to regenerate the prom contents. If the extbaud variable is set in the boot configuration record, the UART scalers will instead be initialised with the value on I/O port [7:0] (the top 4 bits of the scalers will be cleared). Using external straps or assigning the port as pull-up/pull-down, the desired baud rate can be set regardless of clock frequency and without having to regenerate the prom or re-synthesise.

If a different boot program *is* desired, use the utility in the pmon directory to generate a new prom file.

8.7.2 Booting from cache memory

Targeting Xilinx Virtex devices, it is possible to boot directly from the cache memory. This option is enabled by setting the boot option in the boot configuration record to 'icache'. In this configuration, the cache control register will set both caches to 'frozen' mode (ICS = DCS = "01") at power-up. To be able to boot from the cache, the cache memories should be pre-loaded as follows:

- Tag rams should have all valid bits set, and the tag field equal to zero
- Data rams (both instruction and data cache) should contain the boot program.

Using the bootcache option, the cache memory will be inferred using the 'xilinx_cache_mem' module. The module infers ram cells according the configured size of the caches. The user needs to implement these ram cells using the Xilinx CoreGen ram generator. The core generator which will generate edif netlists of the rams which will be included by the Xilinx place & route tools. Unfortunately, the Xilinx CoreGen license prohibits distribution of the generated ram cell edif netlist, but appropriate MIF files can be found in the 'leon/xilinx' directory.

The table below shows the ram cells that should be generate (by coregen) for cache configurations ranging from 1 - 8 kbyte, 16 - 32 byte/line. The file 'boot.mif' should contain the application and be provided by the user.

cell name	size	mif file	
tag128v4	128x32	tag128v4.mif	
tag128v8	128x32	tag128v8.mif	
tag256v4	256x32	tag256v4.mif	
tag256v8	256x32	tag256v8.mif	
tag512v4	512x24	tag512v4.mif	
data256	256x32	boot.mif	
data512	512x32	boot.mif	
data1024	1024x32	boot.mif	
data2048	2048x32	boot.mif	

Table 15: Coregen cells needed for bootable cache

Software note: as long as the caches are frozen, the boot program will stay un-touched in the cache. The program should typically contain a small loader to initialize the system and load an application into the external ram. The main application should then enable the caches completely to make use of the caches (this will also destroy the boot program). If the processor is later reset (and no external boot prom is provided), the Xilinx device will have to be re-programmed (configured) to load the boot program into the cache again.

8.7.3 PMON S-record loader

Pmon is a simple monitor that can be placed in an on-chip boot prom, external prom or cache memories (using the boot-cache configuration). Two versions are provided, one to be used for on-chip prom or caches (bprom.c) and one for external proms (eprom.c).

On reset, the monitor scans all ram-banks and configures the memory control register 2 accordingly. The monitor can detect if 8-, 16- or 32-bit memory is attached, if read-modify-write sub-word write cycles are needed and the size of each ram bank. It will also set the stack pointer to the top of ram. The monitor writes a boot message on UART1 transmitter describing the detected memory configuration and then waits for S-records to be downloaded on UART1 receiver. It recognises two types of S-records: memory contents and start address. A memory content S-record is saved to the specified address in memory, while a start address record will cause the monitor to jump to the indicated address. Applications compiled with LEONCCS can be converted to a suitable S-record stream with:

sparc-rtems-objcopy -O srec --adjust-vma=0x40000000 --set-start=0 app app.srec

See the README files in the pmon directory for more details.

After succesfull boot, the monitor will write a message similar to:

8.8 AMBA configuration

The AMBA buses are the main way of adding additional functional units. The LEON model provides a flexible configuration method to add and map new AHB/APB compliant modules. The full AMBA configuration is defined through two configuration sub-record, one for the AHB bus and one for APB:

```
type ahb_config_type is record
  masters: integer range 1 to AHB_MST_MAX;
  defmst : integer range 0 to AHB_MST_MAX-1;
  split : boolean; -- add support for SPLIT reponse
    slvtable : ahb_slv_config_vector(0 to AHB_SLV_MAX-1);
    cachetable : ahb_cache_config_vector(0 to AHB_CACHE_MAX-1);
end record;

type apb_config_type is record
    table : apb_slv_config_vector(0 to APB_SLV_MAX-1);
end record;
```

8.8.1 AHB master configuration

The number of attached masters is defined by the masters field in the AHB configuration record. The masters are connected to the ahbmi/ahbmo buses in the MCORE module. AHB master should be connected to index 0 - (masters-1) of the ahbmi/ahbmo buses. The definst field indicates which master is grantred by default if no other master is requesting the bus.

8.8.2 AHB slave configuration

The number of AHB slaves and their address range is defined through the AHB slave table. The default table has only two slaves: the memory controller and the APB bridge:

The table also indicates if the slave is capable of returning a SPLIT response; if so, the *split* element should be set to true, thereby generating the necessary split support logic in the AHB arbiter. To add or remove an AHB slave, edit the configuration table and the AHB bus decoder/multiplexer and will automatically be reconfigured. The AHB slaves should be connected to the ahbsi/ahbso buses. The index field in the table indicates which bus index the slave should connect to.

8.8.3 AHB cachability configuration

The AHB controller controls which areas contains cachable data. This is defined through a table in the AHB configuration record:

```
type ahb_cache_config_type is record
  firstaddr: ahb_cache_addr_type;
  lastaddr: ahb_cache_addr_type;
end record;
type ahb_cache_config_vector is array (Natural Range <> ) of ahb_cache_config_type;
constant ahb_cache_config_void : ahb_cache_config_type :=
    ((others => '0'), (others => '0'));
```

The standard configuration is to mark the PROM and RAM areas of the memory controller as cachable while the remaining AHB address space is non-cachable:

```
-- standard cachability config
constant ahbcachecfg_std : ahb_cache_config_vector(0 to AHB_CACHE_MAX-1) := (
-- first last function HADDR[31:29]
  ("000", "000"), -- PROM area 0x0- 0x0
  ("010", "011"), -- RAM area 0x2- 0x3
  others => ahb_cache_config_void);
```

8.8.4 APB configuration

The number of APB slaves and their address range is defined through the APB slave table in the TARGET package. The default table has 10 slaves.

```
constant APB_SLV_MAX : integer := 16i -- maximum APB slaves constant APB_SLV_ADDR_BITS : integer := 10i -- address bits to decode APB slaves
subtype apb_range_addr_type is std_logic_vector(APB_SLV_ADDR_BITS-1 downto 0);
type apb_slv_config_type is record
firstaddr: apb_range_addr_type;
  lastaddr: apb_range_addr_type;
  index
             : integer;
  enable: boolean;
end record;
type apb_slv_config_vector is array (Natural Range <> ) of apb_slv_config_type;
constant apb_slv_config_void : apb_slv_config_type :=
  ((others => '0'), (others => '0'), 0, false);
-- standard config
\verb|constant| apbslvcfg_std : apb_slv_config_vector(0 to APB_SLV_MAX-1) := (
      first
                         last
                                     index enable function
                                                                                       PADDR[9:0]
-- Ilrst ( "0000000000", "0000001000", 0,
                                               true), -- memory controller, 0x00 - 0x08
 "0000000000", "000001000",
"000001100", "0000010000",
"000011100", "0000100000",
"000100100", "0000100100",
"0001000000", "0001101100",
"0001110000", "0001111100",
"00110000000", "0001101100",
                                               true), -- AHB status reg.,
                                         1,
                                                                                      0x0C - 0x10
                                       2, true), -- cache controller,
3, true), -- write protection,
                                                                                      0x14 - 0x18
                                               true), -- write protection,
                                                                                      0x1C - 0x20
                                         4, true), -- config register,
                                                                                      0x24 - 0x24
                                         5,
                                               true), -- timers,
                                                                                      0x40 - 0x6C
                                             true), -- uart1,
                                         6,
                                                                                      0x70 - 0x7C
( "0010000000", "0010001100", ( "00100100000", "0010011100", ( "001010100000", "0010101100",
                                               true), -- uart2,
                                         7,
                                                                                      0x80 - 0x8C
                                                                                     0x90 - 0x9C
                                               true), -- interrupt ctrl
                                         8,
                                        9,
                                                                                      0xA0 - 0xAC
                                               true), -- I/O port
  others => apb_slv_config_void);
type apb_config_type is record
             : apb_slv_config_vector(0 to APB_SLV_MAX-1);
  table
end record;
constant apb_std : apb_config_type := (table => apbslvcfg_std);
```

The table is used to automatically configure the AHB/APB bridge. To add APB slaves, edit the slave configuration table and add your modules in MCORE. The APB slaves should be connected to the apbi/apbo buses. The index field in the table indicates which bus index the slave should connect to.

9 Simulation

9.1 Un-packing the tar-file

The model is distributed as a gzipped tar-file; leon-2.2.tar.gz. On unix systems, use the command 'gunzip -c leon-2.2.tar.gz | tar xf -' to unpack the model in the current directory. The LEON model has the following directory structure:

leon leon/Makefile leon/leon/ leon/modelsim/ leon/syn leon/tbench leon/tsource top directory top-level makefile LEON vhdl model Modelsim simulator support files Synthesis support files LEON VHDL test bench LEON test bench (C source)

9.2 Compilation

On unix systems (or MS-windows with cygwin installed), the LEON VHDL model and test bench can be built using 'make' in the top directory. Doing make without a target (or 'make all') will build the model and test benches using the modeltech compiler. Doing a 'make vss' will build the model with Synopsys VSS.

To use an other simulator, the makefiles in the leon and thench sub-directories have to be modified to reflect the simulator commands. On non-unix systems (e.g. windows), the compile.bat file in the leon and thench directories can be used to compile the model in correct order.

9.3 Generic test bench

A generic test bench is provided in tbench/tbgen.vhd. This test bench allows to generate a model of a LEON system with various memory sizes and configuration, by setting the appropriate generics. A default configuration of the test bench, TBDEF, is in tbench/tbdef.vhd. The file tbench/tbleon.vhd contains a number of alternative configuration using the generic test bench.

Once the LEON model have been compiled, one of the test benches (e.g. TBDEF) can be simulated to verify the behaviour of the model. **Simulation should be started in the top directory**. The output from the simulation should be as follows:

```
# # *** Starting LEON system test ***
# # Memory interface test
# # Cache memory
# # Register file
# # Interrupt controller
# # Timers, watchdog and power-down
# # Parallel I/O port
# # UARTs
# # Test completed OK, halting with failure
# ** Failure: TEST COMPLETED OK, ending with FAILURE
```

Simulation is ended by generating a failure.

9.4 Disassembler

A SPARC disassembler is provided in the DEBUG package. It is used by the test bench to disassemble the executed instructions and print them to stdout (if enabled). Test bench configurations with names ending in a '_d' have disassembly enabled.

9.5 Test program

The supplied test program which is run by the test bench only tests on-chip peripherals and interfaces, compliance to the SPARC standard has been tested with proprietary test vectors not supplied with the model. To re-compile the test program, the LEON GNU Cross-Compiler System (LEONCCS) needs to be installed. The test program is in the tsource directory and is built by executing 'make tests' in the top directory or in the tsource directory. The makefile will build the program and generate prom and ram images for the test bench. Pre-compiled images are supplied so that the test bench can be run without installing the compiler.

The test program probes the LEON configuration register to determine which options are enabled in the particular configuration, and only tests those. E.g., if no FPU is present, the test program will not attempt to perform FPU testing.

9.6 Simulator specific support

9.6.1 Modelsim

The file modelsim/wave.do is a macro file for modelsim to display some useful internal LEON signals. A modelsim init file (modelsim.ini) is present in the top directory and in the leon and thench directory to provide proper library mapping.

9.6.2 Synopsys VSS

A .synopsys_vss.setup file is present in the top directory and in the leon and thench directory to provide proper library mapping.

9.7 Post-synthesis simulation

The supplied test-benches can be used to simulate the synthesised netlist. Use the following procedure:

- Compile the complete model (i.e. do a 'make' at the top level).
- In the top directory, compile the simulation libraries for you ASIC/FPGA technology, and then your VHDL netlist.
- Cd to tbench, and do 'make clean all'.
- Cd back to the top directory and simulate you test bench as usual.

10 Synthesis

10.1 General

The model is written with synthesis in mind and has been tested with Synopsys DC, Synopsys FPGA-Compiler (FPGA-Express), Exemplar Leonardo and Synplicity Synplify synthesis tools. Technology specific cells are used to implement the IU/FPU register files, cache rams and pads. These cells can be automatically inferred (Synplify and Leonardo only) or directly instantiated from the target library (Synopsys).

Non-synthesisable code is enclosed in a set of embedded pragmas as shown below:

```
-- pragma translate_off
... non-synthesisable code...
-- pragma translate_on
```

This works with most synthesisers, although in Synopsys requires the *hdlin_translate_off_skip_text* variable be set to "*true*".

10.2 Synthesis procedure

ı

Synthesis should be done from the 'syn' directory. It includes scripts/project-files for Synplify, Synopsys-DC, Synopsys-FC2 and Leonardo. The source files are read from the leon directory, so it is essential that the configuration in the TARGET and DEVICE packages is correct. To simplify the synthesis procedure, a number of pre-defined configuration are provided in the TARGET package. The selection of the active configuration is done in the DEVICE package. The following table shows the characteristics of the pre-defined configurations:

Configuration	cache	regfile	rom	pads	device	syntool
synplify_2k2k	inferred	inferred	none	inferred	any	synplify
synplify_2k2k_softprom	inferred	inferred	inferred	inferred	any	synplify
synplify_2k2k_virtexprom	inferred	inferred	instance	inferred	virtex	leonardo
leonardo_2k2k	inferred	inferred	none	inferred	any	leonardo
leonardo_2k2k_softprom	inferred	inferred	inferred	inferred	any	leonardo
gen_virtex_2k2k	instance	instance	none	inferred	virtex	any
gen_virtex_2k2k_bprom	instance	instance	inferred	inferred	virtex	any
gen_virtex_2k2k_vprom	instance	instance	instance	inferred		any
gen_atc35	instance	instance	none	instance	ATC35	any

Table 16: Pre-defined synthesis configurations

Note that 8- and 16-bit memory support is optional, make sure that you enable the option(s) if needed.

10.2.1 Synplify

To synthesise LEON using Synplify, start synplify in the syn directory and open leon.prj. A synthesis run takes about 15 minutes on a 650 MHz Pentium-II PC (128 MB ram necessary). The table below shows some obtained synthesis results (post-layout timing):

Icache (Kbyte)	Dcache (Kbyte	Regfile implement.	Device	Freq (MHz)	Area
2	2	EAB	EPF10K200E-1	20	5,800 LC
8	4	blockRam	XCV300E-8	45	5,000 LUT
8	8	RAM16X1	XCV400E-8	48	6,300 LUT

Table 17: Synplify project files

Due to a bug in Synplify, the FSM complier MUST be switched off or the UART receiver will not be correctly synthesised.

10.2.2 Synopsys-DC

To synthesise LEON using Synopsys, start synopsys in the syn directory and execute the script 'leon.dcsh'. Before executing the script, make sure that the library search paths in the beginning of the script reflects your synopsys installation. The script will only analyse the source files, it will not compile or optimise the design. Add you own compile commands to the end of the script.

10.2.3 Synopsys-FC2 and Synopsys-FE

To synthesise LEON using Synopsys-FC2/FE, start fc2_shell (fe2_shell) in the syn directory and execute the script 'leon.fc2'. The script will analyse all source files and create a 'leon' project. Compilation and optimisation is left to the user. Note: FC2/FE do NOT support automatic inference of ram cells, rams have to be directly instantiated from the target library. Currently, only the Xilinx VIRTEX technology is supported through the TECH_VIRTEX package.

10.2.4 Leonardo

Use the following steps to synthesise LEON using Exemplar Leonardo:

- Start Leonardo, and select target technology and device
- Read the technology library
- Set working directory to leon/syn
- Run the 'leon.tcl' script which will analyse and elaborate the design

Compilation and optimisation is left to the user. It is essential that the source files are read with the -dont_elaborate switch, or Leonardo will not be able to properly resolve certain generate statements. Note: **only Leonardo version 1999.x can be used**, the newer 2000.x versions have bugs in type resolution functions and will fail during analysis of the model.

Leonardo is capable of automatically inferring the necessary ram cells for register file and caches. However, this process can be very slow and memory consuming. If you are targeting the Virtex family, use direct instantiation.

11 Porting to a new technology or synthesis tool

11.1 General

LEON uses three types of technology dependant cells; rams for the cache memories, 3-port register file for the IU/FPU registers, and pads. These cells can either be inferred by the synthesis tool or directly instantiated from a target specific library. For each technology or instantiation method, a specific package is provided. The selection of instantiation method and target library is done through the configuration record in the TARGET package. The following technology dependant packages are provided:

package	Function	Instantiation method
TECH_GENERIC	Simulation models	inferred
TECH_SYNPLIFY	Generators used by Synplify	inferred
TECH_LEONARDO	Generators used by Leonardo	inferred
TECH_VIRTEX	Generators for Xilinx VIRTEX	direct instantiated
TECH_ATC35	Generators for Atmel ATC35	direct instantiated

Table 18: Register-file connections

The technology dependant packages can be seen a wrappers around the mega cells provided by the target technology or synthesis tool. The wrappers are then called from RAMLIB and PADLIB, where the selection is done depending on the configured synthesis tool and target technology. To port to a new tool or target library, a technology dependant package should be added, exporting the proper cell generators. In the TARGET package, the *targettype* and *syntool* types should be updated to include the new technology or synthesis tool, while the packages RAMLIB and PADLIB should be edited to call the exported cell generators for the appropriate configuration.

11.2 Target specific mega-cells

11.2.1 Register-file

The register-file should have one synchronous write port and two synchronous or asynchronous read ports. The data width is 32-bits while the number of registers depend on the configured number of register windows. The standard configuration of 8 windows requires 136 registers, numbered 0 - 135. Note that register 128 is not used and will never be written (corresponds to SPARC register %g0). If the register file has synchronous read ports, the element RFSYNCRD should be set to true in the configuration record.

If the Meiko FPU is enabled using the direct interface, the register file should have 32 extra registers to store the FPU registers (i.e 168 registers for 8 register windows + FPU). For all target technologies (FPGA and ASIC), the register file is currently implemented as two parallel dual-port rams, each one with one read port and one write port.

For register file implementations using asynchronous read ports, bypass logic is automatically inserted to bypass write data in case of read/write contention (read and write to the same address). The timing and behaviour of the read ports during read/write contention

can then be neglected. For synchronous register files, reading and writing is done on the falling edge of the clock, and the standard bypass logic is sufficient to bypass read/write conflicts. Also in this case, the timing and behaviour of the read port during read/write contention can be neglected.

11.2.2 Cache ram memory cells

Synchronous single-port ram cells are used for both tag and data in the cache. The width and depth depends on the configuration as defined in the configuration record. The table below shows the ram size for certain cache configurations:

Cache size	Words/line	tag ram	data ram
1 kbyte	8	32x30	256x32
1 kbyte	4	64x26	256x32
2 kbyte	8	64x29	512x32
2 kbyte	4	128x25	512x32
4 kbyte	8	128x28	1024x32
4 kbyte	4	256x24	1024x32
8 kbyte	8	256x27	2048x32
8 kbyte	4	512x23	2048x32
16 kbyte	8	512x26	4096x32
16 kbyte	4	1024x22	4096x32

Table 19: Cache ram cell sizes

The cache controllers are designed such that the used ram cells do NOT have to support write-through (simultaneous read of written data).

11.2.3 Pads

Technology specific pads are usually automatically inferred by the synthesis tool targeting FPGA technologies. For ASIC technologies, generate statements are used to instantiate technology dependant pads. The selection of pads is done in PADLIB.

12 Known problems and short-comings

12.1 UART receiver

The UART receiver will not be synthesised correctly if Synplify is used with the FSM compiler enabled.

12.2 Integer unit

The integer unit (IU) is implemented in one entity. It should ideally be split into a datapath element and a control block to allow optimisation of the datapath.

12.3 Division instructions

The SPARC V8 division instructions (SDIV and UDIV) are not implemented.

12.4 Leonardo 2000.x fails

Synthesis with Leonardo version 2000.x will fail due to bugs in the type resultion functions. Use version 1999.x instead.

12.5 Synopsys FC2 only supports VIRTEX

Since Synopsys FPGA-Compiler is not capable of automatically inferring RAM, only Xilinx Virtex devices can currently be targeted with this tool.