

GC9A01

a-Si TFT LCD Single Chip Driver 240RGBx240 Resolution

Data Sheet

Rev.1.1

2020-05-03



GENERATION REVISION HISTORY

REV.	EFFECTIVE DATE	DESCRIPTION OF CHANGES	PREPARED BY
1.0	2019-07-02	New Created	June
1.1	2020-05-03	modified	Aaron



Table of Content

Tab	ole of Content		3
1.	Introduction	1	6
2.	Features		7
3.	Block Diagr	ram	8
	3.1. B	lock diagram	8
	3.2. Pi	in Description	9
	3.3. PA	AD coordinates	14
4.	Interface set	tting	20
	4.1. M	ICU interfaces	20
	4.1.1.	MCU interface selection	21
	4.1.2.	8080-I Series Parallel Interface	22
	4.1.3.	Write Cycle Sequence	23
	4.1.4.	Read Cycle Sequence	24
	4.1.5.	8080- II Series Parallel Interface	25
	4.1.6.	Write Cycle Sequence	26
	4.1.7.	Read Cycle Sequence	27
	4.1.8.	Serial Interface	28
	4.1.9.	Write Cycle Sequence	29
	4.1.10.	Read Cycle Sequence	31
	4.1.11.	Data Transfer Break and Recovery	
	4.1.12.	Data Transfer Pause	35
	4.1.13.	Serial Interface Pause (3_wire)	
	4.1.14.	Parallel Interface Pause	
	4.1.15.	Data Transfer Mode	
	4.1.16.	Data Transfer Method 1	
	4.1.17.	Data Transfer Method 2	
	4.2. R	GB Interface	38
	4.2.1.	RGB Interface Selection	38
	4.2.2.	RGB Interface Timing	41
	4.3. V	SYNC Interface	44
	4.4. D	isplay Data RAM (DDRAM)	45
	4.5. D	isplay Data Format	45
	4.5.1.	3-line Serial Interface	45
	4.5.2.	4-line Serial Interface	48
	4.5.3.	2-data-line mode	50
	4.5.4.	8-bit Parallel MCU Interface	52
	4.5.5.	9-bit Parallel MCU Interface	55
	4.5.6.	16-bit Parallel MCU Interface	57
	4.5.7.	18-bit Parallel MCU Interface	63
	4.5.8.	6-bit Parallel RGB Interface	67
	4.5.9.	16-bit Parallel RGB Interface	68

		4.5.10.	18-bit Parallel RGB Interface	69
5.	Fun	ction Des	scription	70
	5.1.	Dis	splay data GRAM mapping	70
	5.2.	MC	CU to memory write/read direction	71
	5.3.	GR	RAM to display address mapping	73
		5.3.1.	Normal display on or partial mode on, vertical scroll off	74
		5.3.2.	Vertical scroll display mode	75
		5.3.3.	Updating order on display active area in RGB interface mode	76
	5.4.	Tea	aring effect output line	78
		5.4.1.	Tearing effect line modes	78
		5.4.2.	Tearing effect line timing	79
	5.5.	Sou	urce driver	80
	5.6.	Gat	te driver	80
	5.7.	LC	D power generation circuit	81
		5.7.1.	Power supply circuit	81
		5.7.2.	LCD power generation scheme	82
	5.8.	Gai	mma Correction	83
	5.9.	Pov	wer Level Definition	86
		5.9.1.	Power Levels	86
		5.9.2.	Power Flow Chart	87
	5.10	.3.Bright	tness control block	88
	5.10). Inp	out/output pin state	89
		5.10.1.	Output pins	89
		5.10.2.	Input pins	89
6.	Con	nmand		90
	6.1.	Cor	mmand List	90
	6.2.	Des	scription of Level 1 Command	96
		6.2.1.	Read display identification information (04h)	96
		6.2.2.	Read Display Status (09h)	98
		6.2.3.	Enter Sleep Mode (10h)	100
		6.2.4.	Sleep Out Mode (11h)	102
		6.2.5.	Partial Mode ON (12h)	104
		6.2.6.	Normal Display Mode ON (13h)	105
		6.2.7.	Display Inversion OFF (20h)	106
		6.2.8.	Display Inversion ON (21h)	107
		6.2.9.	Display OFF (28h)	108
		6.2.10.	Display ON (29h)	109
		6.2.11.	Column Address Set (2Ah)	110
		6.2.12.	Row Address Set (2Bh)	112
		6.2.13.	Memory Write (2Ch)	114
		6.2.14.	Partial Area (30h)	116
		6.2.15.	Vertical Scrolling Definition (33h)	119
		6.2.16.	Tearing Effect Line OFF (34h)	123
		6.2.17.	Tearing Effect Line ON (35h)	124
		6.2.18.	Memory Access Control(36h)	126

	6.2.19.	Vertical Scrolling Start Address (37h)	129
	6.2.20.	Idle Mode OFF (38h)	131
	6.2.21.	Idle Mode ON (39h)	132
	6.2.22.	COLMOD: Pixel Format Set (3Ah)	134
	6.2.23.	Write Memory Contiue (3Ch)	136
	6.2.24.	Set_Tear_Scanline (44h)	139
	6.2.25.	Get_Scanline (45h)	141
	6.2.26.	Write Display Brightness (51h)	142
	6.2.27.	Write CTRL Display (53h)	144
	6.2.28.	Read ID1 (DAh)	146
	6.2.29.	Read ID2 (DBh)	148
	6.2.30.	Read ID3 (DCh)	150
	6.3. De	scription of Level 2 Command	152
	6.3.1.	RGB Interface Signal Control (B0h)	152
	6.3.2.	Blanking Porch Control (B5h)	155
	6.3.3.	Display Function Control (B6h)	157
	6.3.4.	Tearing Effect Control (BAh)	160
	6.3.5.	Interface Control (F6h)	162
	6.4. De	scription of Level 3 Command	163
	6.4.1.	Frame Rate (E8h)	163
	6.4.2.	SPI 2DATA control(E9h)	165
	6.4.3.	Power Control 1 (C1h)	166
	6.4.4.	Power Control 2 (C3h)	167
	6.4.5.	Power Control 3 (C4h)	168
	6.4.6.	Power Control 4 (C9h)	169
	6.4.7.	Power Control 7(A7h)	170
	6.4.8.	Inter Register Enable1(FEh)	171
	6.4.9.	Inter Register Enable2(EFh)	172
	6.4.10.	SET_GAMMA1 (F0h)	173
	6.4.11.	SET_GAMMA2 (F1h)	175
	6.4.12.	SET_GAMMA3 (F2h)	177
	6.4.13.	SET_GAMMA4 (F3h)	179
7.	Electrical Ch	naracteristics	181
	7.1. Ab	solute Maximum Ratings	181
	7.2. DO	C Characteristics	182
	7.3. AC	C Characteristics	183
	7.3.1.	Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I)	183
	7.3.2.	Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- II)	185
	7.3.3.	Display Serial Interface Timing Characteristics (3-line SPI system)	187
	7.3.4.	Display Serial Interface Timing Characteristics (4-line SPI system)	188
	735	Parallel 18/16/6-bit RGR Interface Timing Characteristics	189



1. Introduction

GC9A01 is a 262,144-color single-chip SOC driver for a-TFT liquid crystal display with resolution of 240RGBx240 dots, comprising a 360-channel source driver, a 32-channel gate driver, 129,600 bytes GRAM for graphic display data of 240RGBx240 dots, and power supply circuit.

GC9A01 supports parallel 8-/9-/12-/16-/18-bit data bus MCU interface, 6-/12-/16-/18-bit data bus RGB interface and 3-/4-line serial peripheral interface (SPI). The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area.

GC9A01 supports full color, 8-color display mode and sleep mode for precise power control by software and these features make the GC9A01 an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.



2. Features

- ◆ Dual gate TFT LCD driver with 0D 0C
- ◆ Display resolution: [240xRGB](H) x 240(V)
- Output:
 - 360 source outputs
 - 32 gate outputs
- ♦ Resolution:

80x160: S121-S240

120x120 120x240: S91-S270

128x128: S85-S276 160x160: S61-S300 240x240: S1-S360


- ◆ a-TFT LCD driver with on-chip full display RAM: 129,600 bytes
- ◆ System Interface
 - 8-bits, 9-bits, 12-bits, 16-bits, 18-bits interface with 8080-I /8080-II series MCU
 - 6-bits, 12-bits, 16-bits, 18-bits RGB interface with graphic controller
 - 8-bits, 9-bits 24bit Serial Peripheral Interface (SPI) and 2 data lane SPI
- Display mode:
 - Full color mode (Idle mode OFF): 262K-color (selectable color depth mode by software)
 - Reduce color mode (Idle mode ON): 8-color
- ◆ Power saving mode:
 - Sleep mode
- Frame rate
 - -Normal mode (20hz~90hz)
 - -Idle mode (1Hz~60Hz)
- On chip functions:
 - Timing generator
 - Oscillator
 - DC/DC converter
 - Dot/column inversion
 - ◆ Low -power consumption architecture
 - Low operating power supplies:
 - \triangleright VDDI = 1.65V ~ 3.3V (logic)
 - \triangleright VDDB = 2.5V ~ 3.3V (analog)
 - ◆ LCD Voltage drive:
 - Source/Gamma power supply voltage
 - \triangleright GVDD GVCL = 6.4V \sim -4.6V
 - Gate driver output voltage
 - $VGH GND = 8.0V \sim 12.0V$
 - $VGL GND = -11.0V \sim -7.0V$
 - VCOM connect to GND
 - ► Operate temperature range: -40°C to 80°C



3. Block Diagram

3.1. Block diagram

Figure1





3.2. Pin Description

Table 1.

	Power Supply Pins					
Pin Name	I/O	Connect Pin	Descriptions			
VDDI(IOVCC)	I	VDDI	Low voltage power supply for interface logic circuits(1.65~3.3V)			
VDDB	I	VDDB	High voltage power supply for analog circuit blocks(2.5~3.3V)			
VSSB/VSSR	I	GND	System ground level			



Table 2

				Inte	erface	Logic S	Signals																
Pin Name	I/O	Connect Pin	Descriptions																				
			-Selec	t the M	1CU i	nterface	e mode																
			IM	IM	IM	IM0	MCU-Interface	Pin	s in use														
			3	2	1	IIVIO	WCO-Interface	Register	GRAM														
			0	1	0	0	8080 MCU 8-bit bus interface I	D[7:0]	D[7:0]														
			0	1	1	0	8080 MCU16-bit bus interface I	D[7:0]	D[15:0]														
			0	1	0	1	8080 MCU 9-bit bus interface I	D[7:0]	D[8:0]														
			0	1	1	1	8080 MCU18-bit bus interface I	D[7:0]	D[17:0]														
			1	1	0	1	3-wire 9-bit data serial interface I		In/OUT														
		(VDDI/ GND)		-	Ŭ	1	2 data line serial interface I		In/OUT CX:In														
IM[3:0]	I		1	1	1	1	4-wire 8-bit data serial interface I	SDA	: In/OUT														
			0	0	1	0	8080 MCU 16-bit bus interface II	D[8:1]	D[17:10] ,D[8:1]														
			0	0	0	0	8080 MCU 8-bit bus interface II	D[17:10	D[17:10]														
			0	0	1	1	8080 MCU 18-bit bus interface II	D[8:1]	D[17:0]														
			0	0	0	1	8080 MCU 9-bit bus interface II	D[17:10	D[17:9]														
			1	0	0	1	3-wire 9-bit data serial interface II	SDA: Ir	n/SDO:OUT														
																		1	0	1	1	4-wire 8-bit data serial interface II	SDA: Ir
			MPU I	Paralle	el inter	face bu	s and serial interface	select															
			If use	RGB I	Interfa	ce mus	t select serial interface	.															
			Fix thi	s pin a	at VDI	DI or G	ND.																
		MCU	This si	ignal v	vill res	set the o	device and must be ap	plied to prop	perly initialize														
RESX	I	(VDDI/GND	the chi	-																			
)	Signal	is acti	ive lov	W.																	
CSX	I	MCU (VDDI/GND)	Chip select input pin("Low" enable). This pin can be permanently fixed "Low" in MPU interface mode only.																				
D/CX		MCU	This pin is used to select "Data or Command" in the parallel interface																				
(SCL)	I	(VDDI/	-			ıta is se		•															



	GC9A01 DataSheet						
		GND)	When DCX='0', command is selected.				
			This pin is used serial interface clock in 3-wire 9-bit / 4-wire 8-bit serial				
			data interface.				
			If not used, this pin should be connected to VDDI or GND.				
		MCU	8080-I/8080-II system (RDX): Serves as a read signal and MCU read data				
RDX	I	(VDDI/	at the rising edge.				
		GND)	Fix to VDDI level when not in use				
		MCU	8080-I/8080-II system (WRX): Serves as a write signal and writes data at				
WRX	I	(VDDI/	the rising edge.				
(D/CX)	1	GND)	4-line system (D/CX): Serves as command or parameter select.				
		GND)	Fix to VDDI level when not in use.				
		MCU	18-bit parallel bi-directional data bus for MCU system and RGB interface				
D[17:0]	I/O	(VDDI/	mode				
		GND)	Fix to GND level when not in use				
			When IM[3]:Low, Serial in/out signal in 3-wire 9-bit/4-wire 8-bit serial				
		MCU	data interface.				
SDA	I/O		When IM[3]:High, Serial input signal in 3-wire 9-bit/4-wire 8-bit serial				
SDA	1/0	O (VDDI/ GND)	data interface.				
		GND)	The data is applied on the rising edge of the SCL signal.				
			If not used, fix this pin at VDDI or GND.				
		MCU	Serial output signal.				
SDO	О	(VDDI/GND	The data is outputted on the falling edge of the SCL signal.				
)	If not used, open this pin				
		MCU	Tearing effect output pin to synchronize MPU to frame writing, activated				
TE	О	(VDDI/	by S/W command. When this pin is not activated, this pin is low. If not				
		GND)	used, open this pin.				
DOTCL		MCU	Dot clock signal for RGB interface operation.				
K	I	(VDDI/GND	Fix to VDDI or GND level when not in use.				
N.)	TAR TO VEDIT OF OTVET WHEN NOT IN USE.				
		MCU	Frame synchronizing signal for RGB interface operation.				
VSYNC	I	(VDDI/GND	Fix to VDDI or GND level when not in use.				
)	That to value of Give level when not in use.				
		MCU	Line synchronizing signal for RGB interface operation.				
HSYNC	I	(VDDI/	Fix to VDDI or GND level when not in use.				
		GND)	11A to VDDI OI OIVD level when not in use.				
		MCU	Data enable signal for RGB interface operation.				
DE	I	(VDDI/	Fix to VDDI or GND level when not in use.				
		GND)	The to value of Olva level when not in use.				

Note:

- 1. If CSX is connected to GND in Parallel interface mode, there will be no abnormal visible effect to the display module. Also there will be no restriction on using the Parallel Read/Write protocols, Power On/Off Sequences or other functions. Furthermore there will be no influence to the Power Consumption of the display module.
- 2. When CSX='1', there is no influence to the parallel and serial interface.



Table 3

	LCD Driver Input/Output Pins					
Pin Name	I/O	Connect Pin	Descriptions			
9260 91	0	I CD	Source output signals.			
S360~S1	О	LCD	Leave the pin to open when not in use.			
G1 G22	0	I CD	Gate output signals.			
G1~G32	О	LCD	Leave the pin to open when not in use.			
VCOM	О	GND	Connect to GND.			
VRDD	О	Power	Power supply for AVDD.			
VREE	О	Power	Power supply for AVEE.			
VRCL	О	Power	Power supply for VCL.			
AVDD	О	Power	Analog power for Source.			
AVEE	О	Power	Analog power for Source.			
VGH	О	Power	Power supply for the gate driver(Positive).			
VGL	О	Power	Power supply for the gate driver(Negative).			
VREG1A	0	Ref	VREG1A is the highest positive grayscale reference voltage of source driver.			
VREG_VREF	0	Ref	VREG_VREF is the lowest positive grayscale reference voltage of source driver.			
VREGP	0	Ref	VREGP is the highest negative grayscale reference voltage of source driver.			
VREGN	О	Ref	VREGN is the highest negative grayscale reference voltage of source driver.			
ВС	О	Dig IO	Output pin for PWM(Pulse width Modulation) signal of LED driving.			
			If not used, open this pin.			

Table 4

	Test Pins						
Pin Name	I/O	Connect Pin	Descriptions				
OSC_IN	I/O	Open	Test pin				
OSC_TEST	I/O	Open	Test pin				
VPP	I/O	Open	Test pin				
DUMMY		Open	Input pads used only for test purpose at IC-side.				
DOMINIT	- Open		During normal operation ,leave these pads open.				



Liquid crystal power supply specifications Table

Table 5

No.	Item		Description
1	TFT Source Driver		support 240*RGB (max)
2	TFT Gate Driver		32 pins
3	TFT Display's Capacitor Structur	re	Cst structure only (Cs on Common)
4	Liquid Caratal Daire Output	S1~S360	V0~V63 grayscales
4	Liquid Crystal Drive Output	G1~G32	VGH-VGL
5	Inmut Valtage	VDDI	1.65~3.30V
3	Input Voltage	VDDB	2.50~3.30V
		AVDD	6.5~7.5V
	Liquid Crystal Drive Voltages	AVEE	-5.5V~-4.5V
6		VGH	8.0~12.0V
		VGL	-11.0~-7.0V
		VCL	-3.0~-1.5V
		AVDD	VDDB*3
		AVEE	VDDB*-2
7	Internal Step-up Circuits	VGH	VDDB*5
		VGL	VDDB*-5
		VCL	VDDB*-1



3.3. PAD coordinates

No.	Pad name	X	Y
1	VCOM	-4904.5	-306
2	VCOM	-4854.5	-306
3	VCOM	-4804.5	-306
4	VCOM	-4754.5	-306
5	VCOM	-4704.5	-306
6	DUM0	-4654.5	-306
7	VGH	-4604.5	-306
8	VGH	-4554.5	-306
9	VGH	-4504.5	-306
10	VGH	-4454.5	-306
11	VGH	-4404.5	-306
12	VGL	-4354.5	-306
13	VGL	-4304.5	-306
14	VGL	-4254.5	-306
15	VGL	-4204.5	-306
	VGL	-4204.5 -4154.5	-306
16 17	VGL	-4134.3 -4104.5	-306 -306
18	VCL	-4054.5	-306
19	VCL	-4004.5	-306
20	VCL	-3954.5	-306
21	VRCL	-3934.5	
	VRCL	-3854.5	-306
22			-306
23	AVDD	-3804.5	-306
24	AVDD	-3754.5	-306
25	AVDD	-3704.5	-306
26	AVDD	-3654.5	-306
27	VRDD	-3604.5	-306
28	VRDD	-3554.5	-306
29	VRDD	-3504.5	-306
30	VSSB	-3454.5	-306
31	VSSB	-3404.5	-306
32	VSSB	-3354.5	-306
33	VSSB	-3304.5	-306
34	VSSB	-3254.5	-306
35	VDDB	-3204.5	-306
36	VDDB	-3154.5	-306
37	VDDB	-3104.5	-306
38	VDDB	-3054.5	-306
39	VDDB	-3004.5	-306
40	DUM1	-2954.5	-306
41	BVDD	-2904.5	-306
42	BVDD	-2854.5	-306
43	BVDD	-2804.5	-306
44	BVEE	-2754.5	-306
45	BVEE	-2704.5	-306
46	BVEE	-2654.5	-306
47	DUM2	-2604.5	-306
48	DUM2	-2554.5	-306
49	DUM2	-2504.5	-306
50	DUM3	-2454.5	-306

No.	Pad name	X	Y
51	DUM3	-2404.5	-306
52	DUM3	-2354.5	-306
53	DUM4	-2304.5	-306
54	DUM4	-2254.5	-306
55	DUM4	-2204.5	-306
56	DUM5	-2154.5	-306
57	DUM5	-2104.5	-306
58	DUM5	-2054.5	-306
59	DUM6	-2004.5	-306
60	DVDD	-1954.5	-306
61	DVDD	-1904.5	-306
62	DVDD	-1854.5	-306
63	VDDSF	-1804.5	-306
64	VDDSF	-1754.5	-306
65		-1704.5	
	VDDSF	-1704.5	-306
66	VSSB	-1604.5 -1604.5	-306
67	VSSB		-306
68	VSSB	-1554.5	-306
69	VSSB	-1504.5	-306
70	VSSB	-1454.5	-306
71	VDDB	-1404.5	-306
72	VDDB	-1354.5	-306
73	VDDB	-1304.5	-306
74	VDDB	-1254.5	-306
75	VDDB	-1204.5	-306
76	VDDI	-1154.5	-306
77	VDDI	-1104.5	-306
78	VDDI	-1054.5	-306
79	VDDI	-1004.5	-306
80	VDDI	-954.5	-306
81	REF TEST	-896	-306
82	REF TEST	-836	-306
83	RESX	-776	-306
84	WRX	-716	-306
85	CSX	-656	-306
86	DCX	-596	-306
87	RDX	-536	-306
88	DOTCLK	-476	-306
89	ENABLE	-416	-306
90	VSYNC	-356	-306
91	HSYNC	-296	-306
92	ВС	-236	-306
93	TE	-176	-306
94	SDO	-116	-306
95	SDA	-50	-306
96	DB<17>	22	-306
97	DB<16>	94	-306
98	DB<15>	166	-306
99	DB<13>	238	-306
	DB<14>	310	-306

No.	Pad name	X	Y
101	DB<12>	382	-306
102	DB<11>	454	-306
103	DUM7	526	-306
104	DB<10>	598	-306
105	DB<9>	670	-306
106	DUM8	742	-306
107	DUM9	843	-306
108	DB<8>	915	-306
109	DB<7>	987	-306
110	DB<6>	1059	-306
111	DB<5>	1131	-306
112	DB<4>	1203	-306
113	DB<3>	1275	-306
114	DB<2>	1347	-306
115	DB<1>	1419	-306
116	DB<0>	1491	-306
117	DUM10	1554.5	-306
118	IM<0>	1604.5	-306
119	IM<1>	1654.5	-306
120	IM<2>	1704.5	-306
121	IM<3>	1754.5	-306
122	OSC IN	1804.5	-306
123	OSC TEST	1854.5	-306
124	DUM11	1904.5	-306
125	VSSB	1954.5	-306
126	VSSB	2004.5	-306
127	VSSB	2054.5	-306
128	VSSB	2104.5	-306
129	VSSB	2154.5	-306
130	VSSR	2204.5	-306
131	VSSR	2254.5	-306
132	VSSR	2304.5	-306
133	VSSR	2354.5	-306
134	VSSR	2404.5	-306
135	DUM12	2454.5	-306
136	VPP	2504.5	-306
137	VREG1A	2554.5	-306
138	VREG1A	2604.5	-306
139	VREGP	2654.5	-306
140	VREGP	2704.5	-306
141	VREG VREF	2754.5	-306
142	VREG VREF	2804.5	-306
143	DUM13	2854.5	-306
144	DUM13	2904.5	-306
145	DUM14	2954.5	-306
146	DUM14	3004.5	-306
147	DUM15	3054.5	-306
148	VDDB	3104.5	-306
149	VDDB	3154.5	-306
150	VDDB	3204.5	-306



No.	Pad name	X	Y		No.	Pad name	X	Y	No.	Pad	X	Y
151	VDDB	3254.5	-306		201	GOUT<4>	4300	306	251	S<23>	2798	166
152	VDDB	3304.5	-306		202	GOUT<5>	4262	306	252	S<24>	2784	291
153	DUM15	3354.5	-306		203	GOUT<5>	4224	306	253	S<25>	2770	166
154	DUM16	3404.5	-306		204	GOUT<6>	4186	306	254	S<26>	2756	291
155	DUM16	3454.5	-306		205	GOUT<6>	4148	306	255	S<27>	2742	166
156	DUM17	3504.5	-306		206	GOUT<7>	4110	306	256	S<28>	2728	291
157	DUM17	3554.5	-306		207	GOUT<7>	4072	306	257	S<29>	2714	166
158	DUM17	3604.5	-306		208	GOUT<8>	4034	306	258	S<30>	2700	291
159	DUM18	3654.5	-306		209	GOUT<8>	3996	306	259	S<31>	2686	166
160	DUM18	3704.5	-306		210	GOUT<9>	3958	306	260	S<32>	2672	291
161	DUM19	3754.5	-306		211	GOUT<9>	3920	306	261	S<33>	2658	166
162	DUM19	3804.5	-306		212	GOUT<10>	3882	306	262	S<34>	2644	291
163	VSSB	3854.5	-306		213	GOUT<10>	3844	306	263	S<35>	2630	166
164	VSSB	3904.5	-306		214	GOUT<11>	3806	306	264	S<36>	2616	291
165	VSSB	3954.5	-306		215	GOUT<11>	3768	306	265	S<37>	2602	166
166	VSSB	4004.5	-306		216	GOUT<12>	3730	306	266	S<38>	2588	291
167	VSSB	4054.5	-306		217	GOUT<12>	3692	306	267	S<39>	2574	166
168	VREGN	4104.5	-306		218	GOUT<13>	3654	306	268	S<40>	2560	291
169	VREGN	4154.5	-306		219	GOUT<13>	3616	306	269	S<41>	2546	166
170	VREGN	4204.5	-306		220	GOUT<14>	3578	306	270	S<42>	2532	291
171	AVEE	4254.5	-306		221	GOUT<14>	3540	306	271	S<43>	2518	166
172	AVEE	4304.5	-306		222	GOUT<15>	3502	306	272	S<44>	2504	291
173	AVEE	4354.5	-306		223	GOUT<15>	3464	306	273	S<45>	2490	166
174	VREE	4404.5	-306		224	GOUT<16>	3426	306	274	S<46>	2476	291
175	VREE	4454.5	-306		225	GOUT<16>	3388	306	275	S<47>	2462	166
176	VREE	4504.5	-306		226	DUM23	3350	306	276	S<48>	2448	291
177	DUM20	4554.5	-306	_	227	DUM24	3134	166	277	S<49>	2434	166
178	DUM20	4604.5	-306	_	228	DUM25	3120	291	278	S<50>	2420	291
179	DUM20	4654.5	-306	-	229	S<1>	3106	166	279	S<51>	2406	166
180	VCOM	4704.5	-306	_	230	S<2>	3092	291	280	S<52>	2392	291
181	VCOM	4754.5	-306	-	231	S<3>	3078	166	281	S<53>	2378	166
182	VCOM	4804.5	-306	-	232	S<4>	3064	291	282	S<54>	2364	291
183	VCOM	4854.5	-306	-	233	S<5>	3050	166	283	S<55>	2350	166
184	VCOM	4904.5	-306	_	234	S<6>	3036	291	284	S<56>	2336	291
185	DUM21	4908	306	4	235	S<7>	3022	166	285	S<57>	2322	166
186	DUM22	4870	306	-	236	S<8>	3008	291	286	S<58>	2308	291
187	DUM22	4832	306	-	237	S<9>	2994	166	287	S<59>	2294	166
188	DUM22	4794	306	-	238	S<10>	2980	291	288	S<60>	2280	291
189	DUM22	4756	306	-	239	S<11>	2966	166	289	S<61>	2266	166
190	VGL	4718	306	-	240	S<12>	2952	291	290	S<62>	2252	291
191	VGL	4680	306	-	241	S<13>	2938	166	291	S<63>	2238	166
192	VGL	4642	306	-	242	S<14>	2924	291	292	S<64>	2224	291
193	VGL	4604	306	1	243	S<15>	2910	166	293	S<65>	2210	166
194	GOUT<1>	4566	306	1	244	S<16>	2896	291	294	S<66>	2196	291
195	GOUT<1>	4528	306	1	245	S<17>	2882	166	295	S<67>	2182	166
196	GOUT<2>	4490	306	1	246	S<18>	2868	291	296	S<68>	2168	291
197	GOUT<2>	4452	306	1	247	S<19>	2854	166	297	S<69>	2154	166
198	GOUT<3>	4414	306	1	248	S<20>	2840	291	298	S<70>	2140	291
199	GOUT<3>	4376	306		249	S<21>	2826	166	299	S<71>	2126	166
200	GOUT<4>	4338	306	j	250	S<22>	2812	291	300	S<72>	2112	291



No.	Pad name	X	Y	1	No.	Pad	X	Y	No.	Pad name	X	Y
301	S<73>	2098	166] [3	351	S<123>	1398	166	401	S<173>	698	166
302	S<74>	2084	291] [3	352	S<124>	1384	291	402	S<174>	684	291
303	S<75>	2070	166	3	353	S<125>	1370	166	403	S<175>	670	166
304	S<76>	2056	291	3	354	S<126>	1356	291	404	S<176>	656	291
305	S<77>	2042	166] [3	355	S<127>	1342	166	405	S<177>	642	166
306	S<78>	2028	291] [3	356	S<128>	1328	291	406	S<178>	628	291
307	S<79>	2014	166] [3	357	S<129>	1314	166	407	S<179>	614	166
308	S<80>	2000	291	. 3	358	S<130>	1300	291	408	S<180>	600	291
309	S<81>	1986	166		359	S<131>	1286	166	409	DUM26	586	166
310	S<82>	1972	291] [3	360	S<132>	1272	291	410	DUM27	572	291
311	S<83>	1958	166] [3	361	S<133>	1258	166	411	DUM28	-572	291
312	S<84>	1944	291	. 3	362	S<134>	1244	291	412	DUM29	-586	166
313	S<85>	1930	166	. 3	363	S<135>	1230	166	413	S<181>	-600	291
314	S<86>	1916	291	. 3	364	S<136>	1216	291	414	S<182>	-614	166
315	S<87>	1902	166	. 3	365	S<137>	1202	166	415	S<183>	-628	291
316	S<88>	1888	291	. 3	366	S<138>	1188	291	416	S<184>	-642	166
317	S<89>	1874	166	. 3	367	S<139>	1174	166	417	S<185>	-656	291
318	S<90>	1860	291		368	S<140>	1160	291	418	S<186>	-670	166
319	S<91>	1846	166	. 3	369	S<141>	1146	166	419	S<187>	-684	291
320	S<92>	1832	291	. 3	370	S<142>	1132	291	420	S<188>	-698	166
321	S<93>	1818	166	. 3	371	S<143>	1118	166	421	S<189>	-712	291
322	S<94>	1804	291	. 3	372	S<144>	1104	291	422	S<190>	-726	166
323	S<95>	1790	166	. 3	373	S<145>	1090	166	423	S<191>	-740	291
324	S<96>	1776	291	. 3	374	S<146>	1076	291	424	S<192>	-754	166
325	S<97>	1762	166	. 3	375	S<147>	1062	166	425	S<193>	-768	291
326	S<98>	1748	291	. 3	376	S<148>	1048	291	426	S<194>	-782	166
327	S<99>	1734	166	. 3	377	S<149>	1034	166	427	S<195>	-796	291
328	S<100>	1720	291	. 3	378	S<150>	1020	291	428	S<196>	-810	166
329	S<101>	1706	166	. 3	379	S<151>	1006	166	429	S<197>	-824	291
330	S<102>	1692	291	. 3	380	S<152>	992	291	430	S<198>	-838	166
331	S<103>	1678	166	. 3	381	S<153>	978	166	431	S<199>	-852	291
332	S<104>	1664	291	. 3	382	S<154>	964	291	432	S<200>	-866	166
333	S<105>	1650	166		383	S<155>	950	166	433	S<201>	-880	291
334	S<106>	1636	291	. 3	384	S<156>	936	291	434	S<202>	-894	166
335	S<107>	1622	166] [385	S<157>	922	166	435	S<203>	-908	291
336	S<108>	1608	291] [386	S<158>	908	291	436	S<204>	-922	166
337	S<109>	1594	166] [387	S<159>	894	166	437	S<205>	-936	291
338	S<110>	1580	291] [388	S<160>	880	291	438	S<206>	-950	166
339	S<111>	1566	166] [389	S<161>	866	166	439	S<207>	-964	291
340	S<112>	1552	291	. 3	390	S<162>	852	291	440	S<208>	-978	166
341	S<113>	1538	166] [391	S<163>	838	166	441	S<209>	-992	291
342	S<114>	1524	291] [392	S<164>	824	291	442	S<210>	-1006	166
343	S<115>	1510	166	_3	393	S<165>	810	166	443	S<211>	-1020	291
344	S<116>	1496	291		394	S<166>	796	291	444	S<212>	-1034	166
345	S<117>	1482	166	1	395	S<167>	782	166	445	S<213>	-1048	291
346	S<118>	1468	291	_3	396	S<168>	768	291	446	S<214>	-1062	166
347	S<119>	1454	166	_3	397	S<169>	754	166	447	S<215>	-1076	291
348	S<120>	1440	291	_3	398	S<170>	740	291	448	S<216>	-1090	166
349	S<121>	1426	166	3	399	S<171>	726	166	449	S<217>	-1104	291
350	S<122>	1412	291		400	S<172>	712	291	450	S<218>	-1118	166




No.	Pad name	X	Y	No.	Pad	X	Y		No.	Pad name	X	Y
451	S<219>	-1132	291	501	S<269>	-1832	291		551	S<319>	-2532	291
452	S<220>	-1146	166	502	S<270>	-1846	166		552	S<320>	-2546	166
453	S<221>	-1160	291	503	S<271>	-1860	291	_	553	S<321>	-2560	291
454	S<222>	-1174	166	504	S<272>	-1874	166		554	S<322>	-2574	166
455	S<223>	-1188	291	505	S<273>	-1888	291	_	555	S<323>	-2588	291
456	S<224>	-1202	166	506	S<274>	-1902	166		556	S<324>	-2602	166
457	S<225>	-1216	291	507	S<275>	-1916	291		557	S<325>	-2616	291
458	S<226>	-1230	166	508	S<276>	-1930	166	_	558	S<326>	-2630	166
459	S<227>	-1244	291	509	S<277>	-1944	291		559	S<327>	-2644	291
460	S<228>	-1258	166	510	S<278>	-1958	166		560	S<328>	-2658	166
461	S<229>	-1272	291	511	S<279>	-1972	291		561	S<329>	-2672	291
462	S<230>	-1286	166	512	S<280>	-1986	166		562	S<330>	-2686	166
463	S<231>	-1300	291	513	S<281>	-2000	291		563	S<331>	-2700	291
464	S<232>	-1314	166	514	S<282>	-2014	166		564	S<332>	-2714	166
465	S<233>	-1328	291	515	S<283>	-2028	291		565	S<333>	-2728	291
466	S<234>	-1342	166	516	S<284>	-2042	166		566	S<334>	-2742	166
467	S<235>	-1356	291	517	S<285>	-2056	291		567	S<335>	-2756	291
468	S<236>	-1370	166	518	S<286>	-2070	166		568	S<336>	-2770	166
469	S<237>	-1384	291	519	S<287>	-2084	291		569	S<337>	-2784	291
470	S<238>	-1398	166	520	S<288>	-2098	166		570	S<338>	-2798	166
471	S<239>	-1412	291	521	S<289>	-2112	291		571	S<339>	-2812	291
472	S<240>	-1426	166	522	S<290>	-2126	166		572	S<340>	-2826	166
473	S<241>	-1440	291	523	S<291>	-2140	291		573	S<341>	-2840	291
474	S<242>	-1454	166	524	S<292>	-2154	166		574	S<342>	-2854	166
475	S<243>	-1468	291	525	S<293>	-2168	291		575	S<343>	-2868	291
476	S<244>	-1482	166	526	S<294>	-2182	166		576	S<344>	-2882	166
477	S<245>	-1496	291	527	S<295>	-2196	291		577	S<345>	-2896	291
478	S<246>	-1510	166	528	S<296>	-2210	166		578	S<346>	-2910	166
479	S<247>	-1524	291	529	S<297>	-2224	291		579	S<347>	-2924	291
480	S<248>	-1538	166	530	S<298>	-2238	166		580	S<348>	-2938	166
481	S<249>	-1552	291	531	S<299>	-2252	291		581	S<349>	-2952	291
482	S<250>	-1566	166	532	S<300>	-2266	166		582	S<350>	-2966	166
483	S<251>	-1580	291	533	S<301>	-2280	291		583	S<351>	-2980	291
484	S<252>	-1594	166	534	S<302>	-2294	166		584	S<352>	-2994	166
485	S<253>	-1608	291	535	S<303>	-2308	291		585	S<353>	-3008	291
486	S<254>	-1622	166	536	S<304>	-2322	166		586	S<354>	-3022	166
487	S<255>	-1636	291	537	S<305>	-2336	291		587	S<355>	-3036	291
488	S<256>	-1650	166	538	S<306>	-2350	166		588	S<356>	-3050	166
489	S<257>	-1664	291	539	S<307>	-2364	291		589	S<357>	-3064	291
490	S<258>	-1678	166	540	S<308>	-2378	166		590	S<358>	-3078	166
491	S<259>	-1692	291	541	S<309>	-2392	291		591	S<359>	-3092	291
492	S<260>	-1706	166	542	S<310>	-2406	166		592	S<360>	-3106	166
493	S<261>	-1720	291	543	S<311>	-2420	291		593	DUM30	-3120	291
494	S<262>	-1734	166	544	S<312>	-2434	166		594	DUM31	-3134	166
495	S<263>	-1748	291	545	S<313>	-2448	291		595	DUM32	-3350	306
496	S<264>	-1762	166	546	S<314>	-2462	166	Ī	596	GOUT<17>	-3388	306
497	S<265>	-1776	291	547	S<315>	-2476	291	Ī	597	GOUT<17>	-3426	306
498	S<266>	-1790	166	548	S<316>	-2490	166	Ī	598	GOUT<18>	-3464	306
499	S<267>	-1804	291	549	S<317>	-2504	291	Ī	599	GOUT<18>	-3502	306
500	S<268>	-1818	166	550	S<318>	-2518	166	Ī	600	GOUT<19>	-3540	306




GC9A01 DataSneet											
No.	Pad name	X	Y								
601	GOUT<19>	-3578	306								
602	GOUT<20>	-3616	306								
603	GOUT<20>	-3654	306								
604	GOUT<21>	-3692	306								
605	GOUT<21>	-3730	306								
606	GOUT<22>	-3768	306								
607	GOUT<22>	-3806	306								
608	GOUT<23>	-3844	306								
609	GOUT<23>	-3882	306								
610	GOUT<24>	-3920	306								
611	GOUT<24>	-3958	306								
612	GOUT<25>	-3996	306								
613	GOUT<25>	-4034	306								
614	GOUT<26>	-4072	306								
615	GOUT<26>	-4110	306								
616	GOUT<27>	-4148	306								
617	GOUT<27>	-4186	306								
618	GOUT<28>	-4224	306								
619	GOUT<28>	-4262	306								
620	GOUT<29>	-4300	306								
621	GOUT<29>	-4338	306								
622	GOUT<30>	-4376	306								
623	GOUT<30>	-4414	306								
624	GOUT<31>	-4452	306								
625	GOUT<31>	-4490	306								
626	GOUT<32>	-4528	306								
627	GOUT<32>	-4566	306								
628	VGL	-4604	306								
629	VGL	-4642	306								
630	VGL	-4680	306								
631	VGL	-4718	306								
632	DUM33	-4756	306								
633	DUM33	-4794	306								
634	DUM33	-4832	306								
635	DUM33	-4870	306								
636	DUM34	-4908	306								

Name	X-axis	Y-axis		
left mark	-5000	230		
right mark	5000	230		









4. Interface setting

4.1. MCU interfaces

GC9A01 provides the 8-/9-/12-/16-/18-bit parallel system interface for 8080-I /8080- II series, and 3-/4-line serial system interface for serial data input. The input system interface is selected by external pins IM [3:0] and the bit formal per pixel color order is selected by DBI [2:0] 3-bits of 3Ah register.



4.1.1. MCU interface selection

The selection of interface is done by setting external pins IM [3:0] as shown in the following table.

Table 6

Table						Pins in use				
IM3	IM2	IM1	IM0	MCU-Interface Mode	Register/Content	GRAM				
				8080 MCU 8-bit bus	- Jegistell Content	S.a.m.				
0	1	0	0	interface I	D[7:0]	D[7:0],WRX,RDX,CSX,D/CX				
				8080 MCU 16-bit bus	[]	[], , , , , ,				
0	1	1	0	interface I	D[7:0]	D[15:0],WRX,RDX,CSX,D/CX				
				8080 MCU 9-bit bus						
0	1	0	1	interface I	D[7:0]	D[8:0],WRX,RDX,CSX,D/CX				
0	1	1	1	8080 MCU 18-bit bus						
0	1	1	1	interface I	D[7:0]	D[17:0],WRX,RDX,CSX,D/CX				
				3-wire 9-bit data serial						
1	1	0	1	interface I		SCL,SDA,CSX				
1	1	U	1	2 data line serial						
				interface I		SCL,SDA,CSX,DCX				
1	1	1	1	4-wire 8-bit data serial						
1	1	1	1	interface I	SCL,SDA,D/CX,CSX					
0	0	1	0	8080 MCU 16-bit bus						
U	U	1	U	interface II	D[8:1]	D[17:10],D[8:1],WRX,RDX,CSX,D/CX				
0	0	0	0	0	8080 MCU 8-bit bus					
U	U	U	U	interface II	D[17:10]	D[17:10],WRX,RDX,CSX,D/CX				
0	0	1	1	1	8080 MCU 18-bit bus					
0	U	1	1	interface II	D[8:1]	D[17:0],WRX,RDX,CSX,D/CX				
0	0	0	1	8080 MCU 9-bit bus						
	Ü	Ü	1	interface II	D[17:10]	D[17:9],WRX,RDX,CSX,D/CX				
1	0	0	1	3-wire 9-bit data serial						
			1	interface II		SCL,SDA,CSX,SDO				
1	0	1	1	4-wire 8-bit data serial						
		•	•	interface II	S	SCL,SDA,D/CX,CSX,SDO				



4.1.2. 8080-I Series Parallel Interface

GC9A01 can be accessed via 8-/9-/12-/16-/18-bit MCU 8080-I series parallel interface. The chip select CSX (active low) is used to enable or disable GC9A01 chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

GC9A01 latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D[17:0] bits are commands.

The 8080-I series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The 8080-I Interface selection is done when IM3 pin is low state (VSSR level). Interface bus width can be selected by IM [2:0] bits.

The selection of 8080-I series parallel interface is shown as the table in the following.

Table 7

IM 3	IM 2	IM1	IM0	MCU-Interfac e	CSX	WRX	RDX	D/CX	Function		
					"L"	<u>_</u>	"H"	"L"	Write command code.		
				8080 MCU 8-bit bus interface I	"L"	"H"	Ţ	"H"	Read internal status.		
0	1	0	0		"L"		"H"	"H"	Write parameter or display data.		
					"L"	"H"		"H"	Reads parameter or display data.		
					"L"		"H"	"L"	Write command code.		
				8080 MCU 16-bit bus	"L"	"H"	Ţ	"H"	Read internal status.		
0	1	1	0		16-bit bus	16-bit bus	16-bit bus	"L"	<u>_</u>	"H"	"H"
			interface I	"L"	"H"		"H"	Reads parameter or display data.			
					"L"		"H"	"L"	Write command code.		
				8080 MCU 9-bit bus interface I	9090 MCH	9090 MCII	"L"	"H"	Ţ	"H"	Read internal status.
0	1	0	1		"L"		"H"	"H"	Write parameter or display data.		
					"L"	"H"	<u>_</u>	"H"	Reads parameter or display data.		
					"L"	1	"H"	"L"	Write command code.		
				0000 M CU	"L"	"H"		"H"	Read internal status.		
0	0 1 1	1	8080 MCU 18-bit bus	"L"	<u>_</u>	"H"	"H"	Write parameter or display data.			
				interface I	"L"	"H"	<u>_</u>	"H"	Reads parameter or display data.		




4.1.3. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is SRAM data or command's parameter.


The following figure shows a write cycle for the 8080-I MCU interface.

Figure 2.



Note: WRX is an unsynchronized signal (It can be stopped)

Figure 3.






4.1.4. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle, while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.


The following figure shows the read cycle for the 8080-I MCU interface.

Figure 4.



Note: RDX is an unsynchronized signal (It can be stopped).

Figure 5.



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.



4.1.5. 8080-II Series Parallel Interface

GC9A01 can be accessed via 8-/9-/16-/18-bit MCU 8080- II series parallel interface. The chip select CSX (active low) is used to enable or disable GC9A01 chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

GC9A01 latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D[17:0] bits are commands.

The 8080-II series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The 8080-II Interface selection is done when IM3 pin is low state. Interface bus width can be selected by IM [2:0] bits.

The selection of 8080-II series parallel interface is shown as the table in the following.

Table 8

IM3	IM2	IM1	IM0	MCU-Interface	CSX	WRX	RDX	D/CX	Function	
					"L"		"H"	"L"	Write command code.	
				9090 M CU	"L"	"H"		"H"	Read internal status.	
0	0	0 1 0	0	8080 MCU 16-bit bus interface II	"L"		"H"	"H"	Write parameter or display data.	
					"L"	"H"		"H"	Reads parameter or display data.	
					"L"		"H"	"L"	Write command code.	
				8080 MCU	"L"	"H"	Ţ	"H"	Read internal status.	
0	0	0	0	8-bit bus	"L"	<u>_</u>	"H"	"H"	Write parameter or display data.	
				interface II	"L"	"H"	1	"H"	Reads parameter or display data.	
				8080 MCU 1 18-bit bus interface II	"L"		"H"	"L"	Write command code.	
					9090 M CII	"L"	"H"	<u>_</u>	"H"	Read internal status.
0	0	1	1		"L"	<u></u>	"H"	"H"	Write parameter or display data.	
					"L"	"H"	Ţ	"H"	Reads parameter or display data.	
					"L"		"H"	"L"	Write command code.	
				0000 1 (01)	"L"	"H"	<u>_</u>	"H"	Read internal status.	
0	0 0 0	1	8080 MCU 9-bit bus	"L"	1	"H"	"H"	Write parameter or display data.		
				interface II	"L"	"H"	Ţ	"H"	Reads parameter or display data.	




4.1.6. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.


The following figure shows a write cycle for the 8080-II MCU interface.

Figure 6.



Note: WRX is an unsynchronized signal (It can be stopped)

Figure 7.






4.1.7. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.


The following figure shows the read cycle for the 8080-II MCU interface.

Figure 8.



Note: RDX is an unsynchronized signal (It can be stopped).

Figure 9.



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.



4.1.8. Serial Interface

The selection of interface is done by IM [3:0] bits. Please refer to the Table in the following.

Table 8.

IM3	IM2	IM1	IM	MCU-Interface	CS	D/CX	SC	Function
IIVIS	11112	11V11	0	Mode	X	X D/CA		Punction
1	1	0	1	3-line serial	"L"		1	Read/Write command, parameter or
1	1	O	1	interface	L -			display data.
1	1	1	1	4-line serial	"L"	"H/L	1	Read/Write command, parameter or
1	1	1	1	interface	L	=		display data.
1	0	0	1	3-line serial	"L"			Read/Write command, parameter or
1	0	U	1	interface	L	-		display data.
1	0	1	1	4-line serial	"L"	"H/L	1	Read/Write command, parameter or
1	U	1	1	interface	L	*		display data.

GC9A01 supplies 3-lines/ 9-bit and 4-line/8-bit bi-directional serial interfaces for communication between host and GC9A01. The 3-line serial mode consists of the chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDI/SDO). The 4-line serial mode consists of the Data/ Command selection input (D/CX), chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDI/SDO) for data transmission. The data bus (D [17:0]), which are not used, must be connected to GND. Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.



4.1.9. Write Cycle Sequence

The write mode of the interface means that host writes commands or data to GC9A01. The 3-lines serial data packet contains a data/command select bit (D/CX) and a transmission byte. If the D/CX bit is "low", the transmission byte is interpreted as a command byte. If the D/CX bit is "high", the transmission byte is stored as the display data RAM(Memory write command), or command register as parameter.

Any instruction can be sent in any order to GC9A01 and the MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse and SDA data are no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission. See the detailed data format for 3-/4-line serial interface.

Figure 10.





Figure 11.



Host processor drives the CSX pin to low and starts by setting the D/CX bit on SDA. The bit is read by GC9A01 on the first rising edge of SCL signal. On the next falling edge of SCL, the MSB data bit (D7) is set on SDA by the host. On the next falling edge of SCL, the next bit (D6) is set on SDA. If the optional D/CX signal is used, a byte is eight read cycle width. The 3/4-line serial interface writes sequence described in the figure as below.



Figure 12.





Figure 13.





4.1.10. Read Cycle Sequence

The read mode of interface means that the host reads register's parameter from GC9A01. The host has to send a command (Read ID or register command) and then the following byte is transmitted in the opposite direction. GC9A01 latches the SDA (input data) at the rising edges of SCL (serial clock), and then shifts SDA (output data) at falling edges of SCL (serial clock). After the read status command has been sent, the SDA line must be set to tri-state and no later than at the falling edge of SCL of the last bit. The read mode has three types of transmitted command data (8-/24-/32-bit) according command code.

Figure 14.




Figure 15.




Figure 16.






Figure 17.




Figure 18.





Figure 19.






4.1.11. Data Transfer Break and Recovery


If there is a break in data transmission by RESX pulse, while transferring a command or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select pin (CSX) is activated after RESX have been high state.

Figure 20.



If there is a break in data transmission by CSX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select pin (CSX) is next activated.


Figure 21.



If a two or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than continue to send the remained parameters that was interrupted, then the parameters which had been successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below.




Figure 22.



If a two or more parameter command is being sent and a break occurs by the other command before the last one is sent, then the parameters which had been successfully sent are stored and the other parameter of that command remains previous value.

Figure 23.






4.1.12. Data Transfer Pause

It will be possible when transferring a command, frame memory data or multiple parameter data to invoke a pause in the data transmission. If the chip select pin (CSX) is released to high state after a whole byte of a frame memory data or multiple parameter data has been completed, then GC9A01 will wait and continue the frame memory data or parameter data transmission from the point where it was paused. If the chip select pin is released after a whole byte of a command has been completed, then the display module will receive either the command's parameters(if appropriate) or a new command when the chip select pin is next enabled as shown below.

This applies to the following 4 conditions:

- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter


Figure 24.






4.1.13. Serial Interface Pause (3_wire)

Figure 25.



4.1.14. Parallel Interface Pause

Figure 26.



4.1.15. Data Transfer Mode

GC9A01 can provide two different kinds of color depth (16-bit/pixel and 18-bit/pixel) display data to the graphic RAM. The data format is described for each interface. Data can be downloaded to the frame memory by 2 methods.



4.1.16. Data Transfer Method 1


The image data is sent to the frame memory in the successive frame writing, each time the frame memory is filled by image data, the frame memory pointer is reset to the start point and the next frame is written. **Figure 27.**



4.1.17. Data Transfer Method 2

Image data is sent and at the end of each frame memory download, a command is sent to stop frame memory writing. Then start memory write command is sent, and a new frame is downloaded.

Figure 28.



Note 1: These methods are applied to all data transfer color modes on both serial and parallel interfaces.

Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.



4.2. RGB Interface

4.2.1. RGB Interface Selection

GC9A01 has two kinds of RGB interface and these interfaces can be selected by RCM [1:0] bits. When RCM [1:0] bits are set to "10", the DE mode is selected which utilizes VSYNC, HSYNC, DOTCLK, DE, D [17:0] pins; when RCM [1:0] bits are set to "11", the SYNC mode is selected which utilizes which utilizes VSYNC, HSYNC,DOTCLK, D [17:0] pins. Using RGB interface must selection serial interface.


GC9A01 supports several pixel formats that can be selected by RIM bit of F6h command. The selection of a given interfaces is done by setting RCM [1:0] as show in the following table.

Table 9

	M[1:)]	RI M	D	PI[1:	0]	RGB interface Mode	RGB Mode	Used Pins
1	0	0	1	1	0	18-bit RGB interface (262K colors)	DE Mode	VSYNC,HSYNC,DE,DOTCLK, D[17:0]
1	0	0	1	0	1	16-bit RGB interface (65K colors)	Valid data is determined by	VSYNC,HSYNC,DE,DOTCLK, D[17:13] & D[11:1]
1	0	1		-		6-bit RGB interface (262K colors)	the DE signal	VSYNC,HSYNC,DE,DOTCLK, D[5:0]
1	1	0	1	1	0	18-bit RGB interface (262K colors)	SYNC Mode In SYNC mode,	VSYNC,HSYNC,DOTCLK, D[17:0]
1	1	0	1	0	1	16-bit RGB interface (65K colors)	DE signal is ignored;blankin	VSYNC,HSYNC,DOTCLK, D[17:13] & D[11:1]
1	1	1		-		6-bit RGB interface (262K colors)	g porch is determined by B5h command	VSYNC,HSYNC,DOTCLK, D[5:0]

18-bit data bus interface (D[17:0] is used), RIM=0

Figure 29.



16-bit data bus interface (D[17:13] & D[11:1] is used) , DPI[2:0] = 101, and RIM=0 $\,$

Figure 30.

D17 D16 D15 D14 D13 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 [6bpp Frame Memory Write R[4] R[3] R[2] R[1] R[0] G[5] G[4] G[3] G[2] G[1] G[0] B[4] B[3] B[2] B[1] B[0] The LSB data of red/blue color are same as MSB data.

6-bit data bus interface (D[5:0] is used), RIM=1

Figure 31.

	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0
18bpp Frame Memory Write	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	B[5]	B[4]	B[3]	B[2]	B[1]	B[0]

Pixel clock (DOTCLK) is running all the time without stopping and used to enter VSYNC, HSYNC, DE and



D[17:0] states when there is a rising edge of the DOTCLK. Vertical synchronization (VSYNC) is used to tell when there is received a new frame of the display. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.

Horizontal synchronization (HSYNC) is used to tell when there is received a new line of the frame. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.

In DE mode, Data Enable (DE) is used to tell when there is received RGB information that should be transferred on the display. This is a high enable and its state is read to the display module by a rising edge of the DOTCLK signal. D [17:0] are used to tell what is the information of the image that is transferred on the display (When DE= '0' (low) and there is a rising edge of DOTCLK). D [17:0] can be '0' (low) or '1' (high). These lines are read by a rising edge of the DOTCLK signal. In SYNC mode, the valid display data in inputted in pixel unit via D [17:0] according to HFP/HBP settings of HSYNC signal and VFP/VBP setting of VSYNC. In both RGB interface modes, the input display data is written to GRAM first then outputs corresponding source voltage according the gray data from GRAM.

Figure 32.




Table 10.

Parameters	Symbols	Condition	Min.	Тур.	Max.	Units
Horizontal Synchronization	Hsync		2	10	16	DOTCLK
Horizontal Back Porch	HBP		2	20	24	DOTCLK
Horizontal Address	HAdr		-	240	-	DOTCLK
Horizontal Front Porch	HFP		2	10	16	DOTCLK
Vertical Synchronization	Vsync		1	2	4	Line
Vertical Back Porch	VBP		1	2	-	Line
Vertical Address	VAdr		-	240	-	Line
Vertical Front Porch	VFP		3	4	-	Line

Notes:






- 1. Vertical period (one frame) shall be equal to the sum of VBP + VAdr + VFP.
- 2. Horizontal period (one line) shall be equal to the sum of HBP + HAdr + HFP.
- 3. Control signals Hsync shall be transmitted as specified at all times while valid pixels are transferred between the host processor and the display module.




4.2.2. RGB Interface Timing

The timing chart of 18/16-bit RGB interface mode1 and mode 2 is shown as below.

Figure33.







Mode2 RGB SYNC+DE mode


Note 1: The DE signal is not needed when RGB interface SYNC mode is selected.

Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='0' of "Interface Mode Control (B0h)" command.



The timing chart of 6-bit RGB interface mode is shown as below:

Figure34.



- Note 1: 6-bit RGB interface mode only used in the DE interface.
- Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='0' of "Interface Mode Control (B0h)" command.
- Note 3: In 6-bit RGB interface mode, each dot of one pixel (R, G and B) is transferred in synchronization with DOTCLK.


Note 4: In 6-bit RGB interface mode, set the cycles of VSYNC, HSYNC and DE to 3 multiples of DOTCLK.



4.3. VSYNC Interface

GC9A01 supports the VSYNC interface in synchronization with the frame-synchronizing signal VSYNC to display the moving picture with the 8080- I /8080- I system interface. When the VSYNC interface is selected to display a moving picture, the minimum GRAM update speed is limited and the VSYNC interface is enabled by setting DM[1:0] = "10" and RM = "0".

Figure35.



Note 1:In the VSYNC mode, the pin ENABLE should connect to VDDI.

In the VSYNC mode, the display operation is synchronized with the internal clock and VSYNC input and the frame rate is determined by the pulse rate of VSYNC signal. All display data are stored in GRAM to minimize total data transfer required for moving picture display.

Figure 36.





Figure 37.



Notes in using the VSYNC interface


1. The minimum GRAM write speed must be satisfied and the frequency variation must be taken into



consideration.

- 2. The display frame rate is determined by the VSYNC signal and the period of VSYNC must be longer than the scan period of an entire display.
- 3. When switching from the internal clock operation mode (DM[1:0] = "00") to the VSYNC interface mode or inversely, the switching starts from the next VSYNC cycle, i.e. after completing the display of the frame.
- 4. The partial display, vertical scroll, and interlaced scan functions are not available in VSYNC interface mode.

Figure 38.



4.4. Display Data RAM (DDRAM)

GC9A01 has an integrated 240x240x18-bit graphic type static RAM. This 129,600 -bytes memory allows storing a 240xRGBx240 image with an 18-bit resolution (262K-color). There is no abnormal visible effect on the display when there are simultaneous panel display read and interface read/write to the same location of the frame memory.

4.5. Display Data Format

GC9A01 supplies 18-/16-/9-/8-bit parallel MCU interface with 8080- I /8080- II series, 3-/4-line serial interface and 6-/16-18-bit parallel RGB interface. The parallel MCU interface and serial interface mode can be selected by external pins IM [3:0] and RGB interface mode can be selected by software command parameters RCM[1:0].

4.5.1. 3-line Serial Interface

The 3-line/9-bit serial bus interface of GC9A01 can be used by setting external pin as IM [3:0] to "1101" for serial interface. The shown figure is the example of 3-line SPI interface.



Figure 39.





Figure 40.





In 3-line serial interface, different display data format is available for two color depths supported by the LCM listed below.

- -4k colors, RGB 4, 4, 4 -bits input.
- -65k colors, RGB 5, 6, 5 -bits input
- -262k colors, RGB 6, 6, 6 -bits input.

1)4K-Colors:12-bit/pixel(RGB 4, 4, 4 -bits input).

Figure 41.






- Note 1: The pixel data with 12-bit color depth information.
- Note 2: The most significant bits are: Rx3, Gx3 and Bx3.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- *Note 4: '-'= Don't care –Can be set "0" or "1".*



$2) 65 K\text{-Colors:} 16\text{-bit/pixel} (RGB\ 5,\ 6,\ 5\ \text{-bits\ input}).$


Figure 41.



- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- *Note 4: '-'= Don't care -Can be set "0" or "1".*

3)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

Figure 42.



- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- *Note 3: The least significant bits are : Rx0, Gx0 and Bx0.*
- *Note 4: '-'= Don't care Can be set "0" or "1".*



4.5.2. 4-line Serial Interface

The 4-line/8-bit serial bus interface of GC9A01 can be used by setting external pin as IM [3:0] to "1111" for serial interface . The shown figure is the example of 4-line SPI interface.

Figure 43.






Figure 44.




In 4-line serial interface, different display data format is available for two color depths supported by the LCM listed below.

- -4k colors, RGB 4, 4, 4 -bits input.
- -65k colors, RGB 5, 6, 5 -bits input.
- -262k colors, RGB 6, 6, 6 -bits input.

Figure 44.






Note 1: The pixel data with 12-bit color depth information.




- Note 2: The most significant bits are: Rx3, Gx3 and Bx3.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- *Note 4: '-'= Don't care -Can be set "0" or "1".*

Figure 45.



- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".

Figure 46.



- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- *Note 4: '-'= Don't care -Can be set "0" or "1".*




4.5.3. 2-data-line mode

This mode is active when 2data_en (E9h[3]) set to "1" in 3-wire. Only frame pixle data write transitions are sent in 2-data-line mode, register write/read is still sent in 3-wire.

The chip-select nCS (active low) enables and disables the serial interface. SCL is the serial data clock. SDA and DCX are serial data lines.


Serial data must be input to SDA in the sequence A0, D15 to D10 and DCX in the sequence A0, D7 to D0. The GC9A01 reads the data at the rising edge of SCL signal. The first bit of serial data A0 is data/command flag. It must be set to "1", D15 to D0 bits are display RAM data.

Figure 47.




Five data formats are supported in 2-data-line mode, which is indicated by 2data_mdt (E9h[2:0]).

1)RGB565 1pixel/transition(65K color,2data_mdt[2:0]='000') Figure48.




2)RGB666 1pixel/transition(262K color,2data_mdt[2:0]='001') Figure49.



3)RGB666 2/3pixel/transition(262K color,2data mdt[2:0]='010')



Figure 50.






4.5.4. 8-bit Parallel MCU Interface

The 8080- I system 8-bit parallel bus interface of GC9A01 can be used by setting external pin as IM [3:0] to "0100". The following shown figure is the example of interface with 8080- I MCU system interface.

Figure 53.



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

1) 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

Table 11.

Count	0	1	2	3	4	•••	477	478	479	480
D/CX	0	1	1	1	1	•••	1	1	1	1
D7	C7	0R4	0G2	1R4	1G2	•••	238R4	238G2	239R4	239G2
D6	C6	0R3	0G1	1R3	1G1	•••	238R3	238G1	239R3	239G1
D5	C5	0R2	0G0	1R2	1G0	•••	238R2	238G0	239R2	239G0
D4	C4	0R1	0B4	1R1	1B4	•••	238R1	238B4	239R1	239B4
D3	C3	0R0	0B3	1R0	1B3	•••	238R0	238B3	239R0	239B3
D2	C2	0G5	0B2	1G5	1B2	•••	238G5	238B2	239G5	239B2
D1	C1	0G4	0B1	1G4	1B1	•••	238G4	238B1	239G4	239B1
D0	C0	0G3	0B0	1G3	1B0	•••	238G3	238B0	239G3	239B0

2) 262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to "110".




Table12.

Count	0	1	2	3	•••	718	719	720
D/CX	0	1	1	1	•••	1	1	1
D7	C7	0R5	0G5	0B5	•••	239R5	239G5	239B5
D6	C6	0R4	0G4	0B4	•••	239R4	239G4	239B4
D5	C5	0R3	0G3	0B3	•••	239R3	239G3	239B3
D4	C4	0R2	0G2	0B2	•••	239R2	239G2	239B2
D3	C3	0R1	0G1	0B1	•••	239R1	239G1	239B1
D2	C2	0R0	0G0	0B0	•••	239R0	239G0	239B0
D1	C1				•••			
D0	C0				•••			

The 8080-II system 8-bit parallel bus interface of GC9A01 can be used by settings as IM [3:0] ="0000". The following shown figure is the example of interface with 8080-II MCU system interface.

Figure 54.



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

1) 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

Table13.

Count	0	1	2	3	4	•••	477	478	479	480
D/CX	0	1	1	1	1	•••	1	1	1	1
D17	C7	0R4	0G2	1R4	1G2	•••	238R4	238G2	239R4	239G2
D16	C6	0R3	0G1	1R3	1G1	•••	238R3	238G1	239R3	239G1
D15	C5	0R2	0G0	1R2	1G0	•••	238R2	238G0	239R2	239G0
D14	C4	0R1	0B4	1R1	1B4	•••	238R1	238B4	239R1	239B4
D13	C3	0R0	0B3	1R0	1B3	•••	238R0	238B3	239R0	239B3
D12	C2	0G5	0B2	1G5	1B2	•••	238G5	238B2	239G5	239B2
D11	C1	0G4	0B1	1G4	1B1	•••	238G4	238B1	239G4	239B1
D10	CO	0G3	0B0	1G3	1B0	•••	238G3	238B0	239G3	239B0

2) 262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to "110".

Table14.



GC9A01 Datasheet


Count	0	1	2	3	•••	718	719	720
D/CX	0	1	1	1	•••	1	1	1
D17	C7	0R5	0G5	0B5	•••	239R5	239G5	239B5
D16	C6	0R4	0G4	0B4	•••	239R4	239G4	239B4
D15	C5	0R3	0G3	0B3	•••	239R3	239G3	239B3
D14	C4	0R2	0G2	0B2	•••	239R2	239G2	239B2
D13	C3	0R1	0G1	0B1	•••	239R1	239G1	239B1
D12	C2	0R0	0G0	0B0	•••	239R0	239G0	239B0
D11	C1				•••			
D10	C0				•••			



4.5.5. 9-bit Parallel MCU Interface

The 8080-I system 9-bit parallel bus interface of GC9A01 can be selected by setting hardware pin IM [3:0] to "0101". The following shown figure is the example of interface with 8080- I MCU system interface.

Figure 55.



1)262K-Colors,:18-bit/pixel(RGB 6, 6, 6 -bits input).

There are 2 pixels (6 sub-pixels) display data is sent by 4 transfers, when DBI [2:0] bits of 3Ah register are set to "110".


Table15.

Count	0	1	2	3	4	•••	477	478	479	480
D/CX	0	1	1	1	1	•••	1	1	1	1
D8		0R5	0G2	1R5	1G2	•••	238R5	238G2	239R5	239G2
D7	C7	0R4	0G1	1R4	1G1	•••	238R4	238G1	239R4	239G1
D6	C6	0R3	0G0	1R3	1G0	•••	238R3	238G0	239R3	239G0
D5	C5	0R2	0B5	1R2	1B5	•••	238R2	238B5	239R2	239B5
D4	C4	0R1	0B4	1R1	1B4	•••	238R1	238B4	239R1	239B4
D3	C3	0R0	0B3	1R0	1B3	•••	238R0	238B3	239R0	239B3
D2	C2	0G5	0B2	1G5	1B2	•••	238G5	238B2	239G5	239B2
D1	C1	0G4	0B1	1G4	1B1	•••	238G4	238B1	239G4	239B1
D 0	C0	0G3	0B0	1G3	1B0	•••	238G3	238B0	239G3	239B0



The 8080- II system 9-bit parallel bus interface of GC9A01 can be selected by setting hardware pin IM [3:0] to "0001". The following shown figure is the example of interface with 8080- MCU system interface.

Figure 56.



1)262K-Colors,:18-bit/pixel(RGB 6, 6, 6 -bits input).

There are 2 pixels (6 sub-pixels) display data is sent by 4 transfers, when DBI [2:0] bits of 3Ah register are set to "110".

Table16.


Count	0	1	2	3	4	•••	477	478	479	480
D/CX	0	1	1	1	1	•••	1	1	1	1
D17	C7	0R5	0G2	1R5	1G2	•••	238R5	238G2	239R5	239G2
D16	C6	0R4	0G1	1R4	1G1	•••	238R4	238G1	239R4	239G1
D15	C5	0R3	0G0	1R3	1G0	•••	238R3	238G0	239R3	239G0
D14	C4	0R2	0B5	1R2	1B5	•••	238R2	238B5	239R2	239B5
D13	C3	0R1	0B4	1R1	1B4	•••	238R1	238B4	239R1	239B4
D12	C2	0 R 0	0B3	1R0	1B3	•••	238R0	238B3	239R0	239B3
D11	C1	0G5	0B2	1G5	1B2	•••	238G5	238B2	239G5	239B2
D10	CO	0G4	0B1	1G4	1B1	•••	238G4	238B1	239G4	239B1
D9		0G3	0B0	1G3	1B0	•••	238G3	238B0	239G3	239B0



4.5.6. 16-bit Parallel MCU Interface

The 8080- I system 16-bit parallel bus interface of GC9A01 can be selected by setting hardware pin IM[3:0] to "0110". The following shown figure is the example of interface with 8080- I MCU system interface.

Figure 57.



Different display data format is available for two colors depth supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

1)65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Table17.

Count	0	1	2	3	•••	238	239	240
D/CX	0	1	1	1	•••	1	1	1
D15		0R4	1R4	2R4	•••	237R4	238R4	239R4
D14		0R3	1R3	2R3	•••	237R3	238R3	239R3
D13		0R2	1R2	2R2	•••	237R2	238R2	239R2
D12		0R1	1R1	2R1	•••	237R1	238R1	239R1
D11		0 R 0	1R0	2R0	•••	237R0	238R0	239R0
D10		0G5	1G5	2G5	•••	237G5	238G5	239G5
D9		0G4	1G4	2G4		237G4	238G4	239G4
D8		0G3	1G3	2G3		237G3	238G3	239G3
D7	C7	0G2	1G2	2G2	•••	237G2	238G2	239G2
D6	C6	0G1	1G1	2G1		237G1	238G1	239G1
D5	C5	0G0	1G0	2G0		237G0	238G0	239G0
D4	C4	0B4	1B4	2B4	•••	237B4	238B4	239B4
D3	С3	0B3	1B3	2B3	•••	237B3	238B3	239B3
D2	C2	0B2	1B2	2B2	•••	237B2	238B2	239B2
D1	C1	0B1	1B1	2B1		237B1	238B1	239B1
D 0	C0	0B0	1B0	2B0	•••	237B0	238B0	239B0

2)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "110". 1)MDT[1:0]="00"



Table18.

Count	0	1	2	3	•••	358	359	360
D/CX	0	1	1	1	•••	1	1	1
D15		0R5	0B5	1G5	•••	238R5	238B5	239G5
D14		0R4	0B4	1G4	•••	238R4	238B4	239G4
D13		0R3	0B3	1G3	•••	238R3	238B3	239G3
D12		0R2	0B2	1G2	•••	238R2	238B2	239G2
D11		0R1	0B1	1G1	•••	238R1	238B1	239G1
D10		0 R 0	0B0	1G0	•••	238R0	238B0	239G0
D9								
D8								
D7	C7	0G5	1R5	1B5	•••	238G5	239R5	239B5
D6	C6	0G4	1R4	1B4	•••	238G4	239R4	239B4
D5	C5	0G3	1R3	1B3	•••	238G3	239R3	239B3
D4	C4	0G2	1R2	1B2	•••	238G2	239R2	239B2
D3	С3	0G1	1R1	1B1	•••	238G1	239R1	239B1
D2	C2	0G0	1R0	1B0	•••	238G0	239R0	239B0
D1	C1							
D 0	C0							

2)MDT[1:0]="01"

Table19.

Count	0	1	2	3		•••	477	478	479	480
D/CX	0	1	1	1		•••	1	1	1	1
D15		0R5	0B5	1R5	1B5	•••	238R5	238B5	239R5	239B5
D14		0R4	0B4	1 R 4	1B4	•••	238R4	238B4	239R4	239B4
D13		0R3	0B3	1R3	1B3	•••	238R3	238B3	239R3	239B3
D12		0R2	0B2	1R2	1B2	•••	238R2	238B2	239R2	239B2
D11		0R1	0B1	1R1	1B1	•••	238R1	238B1	239R1	239B1
D10		0R0	0B0	1R0	1B0	•••	238R0	238B0	239R0	239B0
D9						•••				
D8						•••				
D7	C7	0G5		1G5		•••	238G5		239G5	
D6	C6	0G4		1G4		•••	238G4		239G4	
D5	C5	0G3		1G3		•••	238G3		239G3	
D4	C4	0G2		1G2		•••	238G2		239G2	
D3	C3	0G1		1G1		•••	238G1		239G1	
D2	C2	0G0		1G0		•••	238G0		239G0	
D1	C1					•••				
D 0	C0					•••				



3)MDT[1:0]="10"

Table20.

Count	0	1	2	3		•••	477	478	479	480
D/CX	0	1	1	1		•••	1	1	1	1
D15		0R5	0B1	1R5	1B1	•••	238R5	238B1	239R5	239B1
D14		0 R 4	0B0	1R4	1B0	•••	238R4	238B0	239R4	239B0
D13		0R3		1R3		•••	238R3		239R3	
D12		0R2		1R2		•••	238R2		239R2	
D11		0R1		1R1		•••	238R1		239R1	
D10		0 R 0		1R0		•••	238R0		239R0	
D9		0G5		1G5		•••	238G5		239G5	
D8		0G4		1G4		•••	238G4		239G4	
D7	C7	0G3		1G3		•••	238G3		239G3	
D6	C6	0G2		1G2		•••	238G2		239G2	
D5	C5	0G1		1G1		•••	238G1		239G1	
D4	C4	0G0		1G0		•••	238G0		239G0	
D3	С3	0B5		1B5		•••	238B5		239B5	
D2	C2	0B4		1B4		•••	238B4		239B4	
D1	C1	0B3		1B3		•••	238B3		239B3	
D0	C0	0B2		1B2		•••	238B2		239B2	

4)MDT[1:0]="11"


Table21.

Count	0	1	2	3		•••	477	478	479	480
D/CX	0	1	1	1		•••	1	1	1	1
D15			0R3		1R3	•••		238R3		239R3
D14			0R2		1R2	•••		238R2		239R2
D13			0R1		1R1	•••		238R1		239R1
D12			0 R 0		1R0	•••		238R0		239R0
D11			0G5		1G5	•••		238G5		239G5
D10			0G4		1G4	•••		238G4		239G4
D9			0G3		1G3	•••		238G3		239G3
D8			0G2		1G2	•••		238G2		239G2
D7	C7		0G1		1G1	•••		238G1		239G1
D6	C6		0 G 0		1G0	•••		238G0		239G0
D5	C5		0B5		1B5	•••		238B5		239B5
D4	C4		0B4		1B4	•••		238B4		239B4
D3	C3		0B3		1B3	•••		238B3		239B3
D2	C2		0B2		1B2	•••		238B2		239B2
D1	C1	0R5	0B1	1R5	1B1	•••	238R5	238B1	239R5	239B1
D 0	C0	0R4	0B0	1R4	1B0	•••	238R4	238B0	239R4	239B0

The 8080-II system 16-bit parallel bus interface of GC9A01 can be selected by settings IM [3:0] ="0010". The following shown figure is the example of interface with 8080- MCU system interface.



Figure 58.



Different display data format is available for two colors depth supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

1) 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101". **Table22.**

Count	0	1	2	3		238	239	240
	-	_			•••			
D/CX	0	1	1	1	•••	1	1	1
D17		0R4	1R4	2R4	•••	237R4	238R4	239R4
D16		0R3	1R3	2R3	•••	237R3	238R3	239R3
D15		0R2	1R2	2R2	•••	237R2	238R2	239R2
D14		0R1	1R1	2R1	•••	237R1	238R1	239R1
D13		0R0	1R0	2R0	•••	237R0	238R0	239R0
D12		0G5	1G5	2G5		237G5	238G5	239G5
D11		0G4	1G4	2G4		237G4	238G4	239G4
D10		0G3	1G3	2G3		237G3	238G3	239G3
D8	C7	0G2	1G2	2G2		237G2	238G2	239G2
D7	C6	0G1	1G1	2G1		237G1	238G1	239G1
D6	C5	0G0	1G0	2G0		237G0	238G0	239G0
D5	C4	0B4	1B4	2B4	•••	237B4	238B4	239B4
D4	C3	0B3	1B3	2B3	•••	237B3	238B3	239B3
D3	C2	0B2	1B2	2B2	•••	237B2	238B2	239B2
D2	C1	0B1	1B1	2B1	•••	237B1	238B1	239B1
D1	C0	0B0	1B0	2B0		237B0	238B0	239B0

2) 262 K-Colors: 18-bit/pixel (RGB~6,~6,~6~-bits~input).

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "110". 1)MDT[1:0]=00

Table23.

1 11 510 201								
Count	0	1	2	3	•••	358	359	360
D/CX	0	1	1	1	•••	1	1	1
D17		0R5	0B5	1G5	•••	238R5	238B5	239G5
D16		0R4	0B4	1G4	•••	238R4	238B4	239G4
D15		0R3	0B3	1G3	•••	238R3	238B3	239G3
D14		0R2	0B2	1G2	•••	238R2	238B2	239G2



GC9A01 Datasheet

D13		0R1	0B1	1G1	•••	238R1	238B1	239G1
D12		0R0	0B0	1G0	•••	238R0	238B0	239G0
D11								
D10								
D8	C7	0G5	1R5	1B5	•••	238G5	239R5	239B5
D7	C6	0G4	1R4	1B4	•••	238G4	239R4	239B4
D6	C5	0G3	1R3	1B3	•••	238G3	239R3	239B3
D5	C4	0G2	1R2	1B2	•••	238G2	239R2	239B2
D4	С3	0G1	1R1	1B1	•••	238G1	239R1	239B1
D3	C2	0G0	1R0	1B0	•••	238G0	239R0	239B0
D2	C1							
D1	C0							

2)MDT[1:0]=01

Table24.

Count	0	1	2	3		•••	477	478	479	480
D/CX	0	1	1	1		•••	1	1	1	1
D17		0R5	0B5	1R5	1B5	•••	238R5	238B5	239R5	239B5
D16		0R4	0B4	1R4	1B4	•••	238R4	238B4	239R4	239B4
D15		0R3	0B3	1R3	1B3	•••	238R3	238B3	239R3	239B3
D14		0R2	0B2	1R2	1B2	•••	238R2	238B2	239R2	239B2
D13		0R1	0B1	1R1	1B1	•••	238R1	238B1	239R1	239B1
D12		0 R 0	0B0	1R0	1B0	•••	238R0	238B0	239R0	239B0
D11						•••				
D10						•••				
D8	C7	0G5		1G5		•••	238G5		239G5	
D7	C6	0G4		1G4		•••	238G4		239G4	
D6	C5	0G3		1G3		•••	238G3		239G3	
D5	C4	0G2		1G2		•••	238G2		239G2	
D4	C3	0G1		1G1		•••	238G1		239G1	
D3	C2	0G0		1G0		•••	238G0		239G0	
D2	C1					•••				
D1	C0					•••				



3)MDT[1:0]=10

Table25.

Count	0	1	2	3		•••	477	478	479	480
D/CX	0	1	1	1		•••	1	1	1	1
D17		0R5	0B1	1R5	1B1	•••	238R5	238B1	239R5	239B1
D16		0 R 4	0B0	1R4	1B0	•••	238R4	238B0	239R4	239B0
D15		0R3		1R3		•••	238R3		239R3	
D14		0R2		1R2		•••	238R2		239R2	
D13		0R1		1R1		•••	238R1		239R1	
D12		0 R 0		1R0		•••	238R0		239R0	
D11		0G5		1G5		•••	238G5		239G5	
D10		0G4		1G4		•••	238G4		239G4	
D8	C7	0G3		1G3		•••	238G3		239G3	
D7	C6	0G2		1G2		•••	238G2		239G2	
D6	C5	0G1		1G1		•••	238G1		239G1	
D5	C4	0G0		1G0		•••	238G0		239G0	
D4	С3	0B5		1B5		•••	238B5		239B5	
D3	C2	0B4		1B4		•••	238B4		239B4	
D2	C1	0B3		1B3		•••	238B3		239B3	
D1	C0	0B2		1B2		•••	238B2		239B2	

4)MDT[1:0]=11

Table26.


Count	0	1	2	3			477	478	479	480
D/CX	0	1	1	1		•••	1	1	1	1
D17			0R3		1R3	•••		238R3		239R3
D16			0R2		1R2	•••		238R2		239R2
D15			0R1		1R1	•••		238R1		239R1
D14			0 R 0		1R0	•••		238R0		239R0
D13			0G5		1G5	•••		238G5		239G5
D12			0G4		1G4	•••		238G4		239G4
D11			0G3		1G3	•••		238G3		239G3
D10			0G2		1G2	•••		238G2		239G2
D8	C7		0G1		1G1	•••		238G1		239G1
D7	C6		0G0		1G0	•••		238G0		239G0
D6	C5		0B5		1B5	•••		238B5		239B5
D5	C4		0B4		1B4	•••		238B4		239B4
D4	С3		0B3		1B3	•••		238B3		239B3
D3	C2		0B2		1B2	•••		238B2		239B2
D2	C1	0R5	0B1	1R5	1B1	•••	238R5	238B1	239R5	239B1
D1	C0	0R4	0B0	1R4	1B0		238R4	238B0	239R4	239B0



4.5.7. 18-bit Parallel MCU Interface

The 8080-I system 18-bit parallel bus interface of GC9A01 can be selected by setting hardware pin IM[3:0] to "0111". The following shown figure is the example of interface with 8080-I MCU system interface.

Figure 58.



Different display data format is available for one color depth only supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

1) 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Table27. Count 0 1 2 3 238 239 240 D/CX 0 1 1 1 1 1 1 ... **D17 D16** D15 **0R4 1R4** 237R4 238R4 239R4 2R4 ••• **0R3** 239R3 **D14 1R3 2R3** 237R3 238R3 ••• **D13 0R2 1R2 2R2** 237R2 238R2 239R2 ••• 239R1 **D12 0R1 1R1** 2R1 237R1 238R1 D11 **0R0 1R0 2R0** 237R0 238R0 239R0 • • • **D10** 0**G**5 1**G**5 **2G5** 237G5 238G5 239G5 ... **D9** 0G4 1**G**4 2G4 237G4 238G4 239G4 **D8** 0G3 1**G**3 **2G3** 237G3 238G3 239G3 ... **D7** 0G2 1**G**2 2G2 237G2 238G2 239G2 **C7** 0G1 1G1 238G1 239G1 **D6 C6 2G1** 237G1 239G0 **D5 C5** 0**G**0 1G0 **2G0** 237G0 238G0 ... **D4 C4 0B4** 1B4 2B4 237B4 238B4 239B4 **D3 C3** 0B3 1B3 2B3 237B3 238B3 239B3 **D2 C2** 0B2 1**B**2 2B2 237B2 238B2 239B2 **C1** 238B1 239B1 **D**1 0B1 **1B1** 2B1 237B1 $\mathbf{D0}$ C₀ **0B0 1B0** 2B0 237B0 238B0 239B0

2)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).


One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "110". **Table28.**

GC9A01 Datasheet

Count	0	1	2	3	•••	238	239	240
D/CX	0	1	1	1	•••	1	1	1
D17		0R5	1R5	2R5	•••	237R5	238R5	239R5
D16		0R4	1R4	2R4	•••	237R4	238R4	239R4
D15		0R3	1R3	2R3	•••	237R3	238R3	239R3
D14		0R2	1R2	2R2	•••	237R2	238R2	239R2
D13		0R1	1R1	2R1	•••	237R1	238R1	239R1
D12		0R0	1R0	2R0	•••	237R0	238R0	239R0
D11		0G5	1G5	2G5		237G5	238G5	239G5
D10		0G4	1G4	2G4		237G4	238G4	239G4
D9		0G3	1G3	2G3		237G3	238G3	239G3
D8		0G2	1G2	2G2		237G2	238G2	239G2
D7	C7	0G1	1G1	2G1		237G1	238G1	239G1
D6	C6	0G0	1G0	2G0		237G0	238G0	239G0
D5	C5	0B5	1B5	2B5		237B5	238B5	239B5
D4	C4	0B4	1B4	2B4		237B4	238B4	239B4
D3	С3	0B3	1B3	2B3		237B3	238B3	239B3
D2	C2	0B2	1B2	2B2		237B2	238B2	239B2
D1	C1	0B1	1B1	2B1		237B1	238B1	239B1
D0	C0	0B0	1B0	2B0		237B0	238B0	239B0

The 8080-II system 18-bit parallel bus interface mode can be selected by settings IM [3:0] ="0011". The following shown figure is the example of interface with 8080- MCU system interface.

Figure 59.



Different display data format is available for one color depth only supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.



1)65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101". **Table29.**

Count	0	1	2	3	•••	238	239	240
D/CX	0	1	1	1	•••	1	1	1
D17								
D16								
D15		0R4	1R4	2R4	•••	237R4	238R4	239R4
D14		0R3	1R3	2R3	•••	237R3	238R3	239R3
D13		0R2	1R2	2R2	•••	237R2	238R2	239R2
D12		0R1	1R1	2R1	•••	237R1	238R1	239R1
D11		0 R 0	1R0	2R0	•••	237R0	238R0	239R0
D10		0G5	1G5	2G5		237G5	238G5	239G5
D9		0G4	1G4	2G4		237G4	238G4	239G4
D8	C7	0G3	1G3	2G3		237G3	238G3	239G3
D7	C6	0G2	1G2	2G2		237G2	238G2	239G2
D6	C5	0G1	1G1	2G1		237G1	238G1	239G1
D5	C4	0G0	1G0	2G0		237G0	238G0	239G0
D4	C3	0B4	1B4	2B4		237B4	238B4	239B4
D3	C2	0B3	1B3	2B3		237B3	238B3	239B3
D2	C1	0B2	1B2	2B2		237B2	238B2	239B2
D1	C0	0B1	1B1	2B1		237B1	238B1	239B1
D 0		0B0	1B0	2B0		237B0	238B0	239B0

2)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "110". **Table30.**

Count	0	1	2	3	•••	238	239	240
D/CX	0	1	1	1	•••	1	1	1
D17		0R5	1R5	2R5	•••	237R5	238R5	239R5
D16		0R4	1R4	2R4	•••	237R4	238R4	239R4
D15		0R3	1R3	2R3	•••	237R3	238R3	239R3
D14		0R2	1R2	2R2	•••	237R2	238R2	239R2
D13		0R1	1R1	2R1	•••	237R1	238R1	239R1
D12		0 R 0	1R0	2R0	•••	237R0	238R0	239R0
D11		0G5	1G5	2G5		237G5	238G5	239G5
D10		0G4	1G4	2G4		237G4	238G4	239G4
D9		0G3	1G3	2G3	•••	237G3	238G3	239G3
D8	C7	0G2	1G2	2G2		237G2	238G2	239G2
D7	C6	0G1	1G1	2G1		237G1	238G1	239G1
D6	C5	0G0	1G0	2G0	•••	237G0	238G0	239G0
D5	C4	0B5	1B5	2B5	•••	237B5	238B5	239B5



GC9A01 Datasheet


D4	С3	0B4	1B4	2B4		237B4	238B4	239B4
D3	C2	0B3	1B3	2B3	•••	237B3	238B3	239B3
D2	C1	0B2	1B2	2B2	•••	237B2	238B2	239B2
D1	C0	0B1	1B1	2B1		237B1	238B1	239B1
D0		0B0	1B0	2B0		237B0	238B0	239B0



4.5.8. 6-bit Parallel RGB Interface

The 6-bit RGB interface is selected by setting the RIM bit to "1". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 6-bit RGB data bus (D [5:0]) according to the data enable signal (DE) when RCM [1:0] are set to "10". the valid display data is inputted in pixel unit via D [5:0] according to the VFP/VBP and HFP/HBP settings. Unused pins must be connected to GND to ensure normally operation. Registers can be set by the SPI system interface.

1)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input). Figure60.



GC9A01 has data transfer counters to count the first, second, third data transfer in 6-bit RGB interface mode. The transfer counter is always reset to the state of first data transfer on the falling edge of VSYNC. If a mismatch arises in the number of each data transfer, the counter is reset to the state of first data transfer at the start of the frame (i.e. on the falling edge of VSYNC) to restart data transfer in the correct order from the next frame. This function is expedient for moving picture display, which requires consecutive data transfer in light of minimizing effects from failed data transfer and enabling the system to return to a normal state.


Note that internal display operation is performed in units of pixels (RGB: taking 3 inputs of DOTCLK). Accordingly, the number of DOTCLK inputs in one frame period must be a multiple of 3 to complete data transfer correctly. Otherwise it will affect the display of that frame as well as the next frame.



4.5.9. 16-bit Parallel RGB Interface

The 16-bit RGB interface is selected by setting the DPI [2:0] bits to "101". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data is transferred to the internal GRAM in synchronization with the display operation via 16-bit RGB data bus (D[17:13] & D[11:0]) according to the data enable signal (DE). The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D[17:13] & D[11:0] according to the VFP/VBP and HFP/HBP settings. The unused D12 and D0 pins must be connected to GND for ensure normally operation. Registers can be set by the SPI system interface.

Figure 62.





4.5.10. 18-bit Parallel RGB Interface

The 18-bit RGB interface is selected by setting the DPI [2:0] bits to "110". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 18-bit RGB data bus (D [17:0]) according to the data enable signal (DE) when RCM [1:0] are set to "10". The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D[17:0] according to the VFP/VBP and HFP/HBP settings. Registers can be set by the SPI system interface.

Figure 63.





5. Function Description

5.1. Display data GRAM mapping

The display data RAM stores display dots and consists of 240x240x18 bits. There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC. There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the Frame Memory.

Every pixel (18-bit) data in GRAM is located by a (Page, Column) address (Y, X). By specifying the arbitrary window address **SC**, **EC** bits and **SP**, **EP** bits, it is possible to access the GRAM by setting RAMWR or RAMRD commands from start positions of the window address.


GRAM address for display panel position as shown in the following table **Table31.**

(00,00)h	(00,01)h	•••••	(00, ED)h	(00, EE)h	(00,EF)h
(01,00)h	(01,01)h	•••••	(01, ED)h	(01, EE)h	(01, EF)h
(02,00)h	(02,01)h	•••••	(02, ED)h	(02, EE)h	(02, EF)h
(03,00)h	(03,01)h	•••••	(03, ED)h	(03, EE)h	(03, EF)h
	•	•	•	•	•
(ED,00)h	(ED,01)h	•••••	(ED, ED)h	(ED, EE)h	(ED, EF)h
(EE,00)h	(EE,01)h	•••••	(EE, ED)h	(EE, EE)h	(EE, EF)h
(EF,00)h	(EF,01)h	•••••	(EF, ED)h	(EF, EE)h	(EF, EF)h



5.2. MCU to memory write/read direction

The Counter which dictates where in the physical memory the data is to be written is controlled by "Memory Data Access Control" Command, Bits D5, D6, and D7 as described below.



D5	D6	D7	CASET		PASET				
0	0	0	Direct to Physical Column F	Pointer	Direct to Physical Page Pointer				
0	0	1	Direct to Physical Column F	Pointer	Direct to (239-Physical Page Pointer)				
0	1	0	Direct to (239-Physical Col	umn Pointer)	Direct to Physical Page Pointer				
0	1	1	Direct to (239-Physical Colo	umn Pointer)	Direct to (239-Physical Page Pointer)				
1	0	0	Direct to Physical Page Poi	nter	Direct to Physical Column Pointer				
1	0	1	Direct to (239-Physical Pag	je Pointer)	Direct to Physical Column Pointer				
1	1	0	Direct to Physical Page Poi	nter	Direct to (239-Physical Column Pointer)				
1	1	1	Direct to (239-Physical Pag	je Pointer)	Direct to (239	ct to (239-Physical Column Pointer)			
		Col	ndition	Column	Counter	Page counter			
Whe	n RAMW	R/RAMF	RD command is accepted	Return to "Start column"		Return to "Start Page"			
	Comple	ete Pixel	Read/Write action	Increment by 1		No change			
The (Column v	/alues is	large than "End Column"	Return to "Start column"		Increment by 1			
The	e Page c	ounter is	large than "End Page"	Return to "Sta	rt column"	Return to "Start Page"			



D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0						B0

One pixel unit represents 1 column and 1 page counter value on the Frame Memory.

Display Data Direction	MADCTR Parameter			Image in the Memory	Image in the Driver (Frame Memory)			
Direction	MV	MX	MY	(MCU)	, , , , , , , , , , , , , , , , , , , ,			
Normal	0	0	0	B	Counter(0,0)			
Y-Mirror	0	0	1	B	Memory(0,0) Counter(0,0)			
X-Mirror	0	1	0	B	Memory(0,0) B Counter(0,0)			
X-Mirror Y-Mirror	0	1	1	B	Memory(0,0)			
X-Y Exchange	1	0	0	B	Memor(0,0) Counter(0,0)			
X-Y Exchange Y-Mirror	1	0	1	B	Memory(0,0)			
X-Y Exchange X-Mirror	1	1	0	B	Memory(0,0) Counter(0,0)			
X-Y Exchange X-Mirror Y-Mirror	1	1	1	B	Memory(0,0)			




5.3. GRAM to display address mapping

By setting the SS, the relation between the source output channel and the GRAM address can be changed as reverse display. By setting the GS, the relation between the gate output channel and the GRAM address can be changed as reverse display. By setting the BGR, the relation between the source output channel and the <R>, <G>, dot allocation can be reversed for different LCD color filter arrangement.

The following Tables show relations among the GRAM data allocation, the source output channel, and the R, G, B dot allocation.

GRAM X address and display panel position:

GC9A01 supports three kinds of display mode: one is Normal Display Mode, the other is Partial Display Mode, and Scrolling Display Mode.






5.3.1. Normal display on or partial mode on, vertical scroll off

In this mode, content of the frame memory within an area where column pointer is 0000h to 00EFh and page pointer is 0000h to 00EFh is displayed.


To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0,0)







5.3.2. Vertical scroll display mode

When setting R37h, the scrolling display mode is active, and the vertical scrolling display is specified by **TFA**, **VSA**, **BFA** bits (R33h) and **VSP** bits (R37h).







Note: When Vertical Scrolling Definition Parameters (TFA+VSA+BFA) ≠ 240, Scrolling Mode is undefined.




5.3.3. Updating order on display active area in RGB interface mode


There is defined different kind of updating orders for display in RGB interface mode (**RCM** [1:0] = $^{\circ}1x$).

These updating are controlled by **MY** and **MX** bits. Data streaming direction from the host to the display is described in the following figure.


Figure 74.



Updating order when MY = '0' and MX = '0' Figure 75.




Updating order when MY = '0' and MX = '1' Figure 76.




Updating order when MY = '1' and MX = '0' Figure 77.





Updating order when MY = '1' and MX = '1' Figure 78.



Rules for updating order on display active area in RGB interface display mode: Table 37.

Condition	Horizontal Counter	Vertical Counter
An active VS signal is received	Return to 0	Return to 0
Single Pixel information of the active area is received	Increment by 1	No change
An active HS signal between two active area lines	Return to 0	Increment by 1
The Horizontal counter value is larger than X and	Return to 0 "Start	Datum to "Start Daga"
the Vertical counter value is larger than Y	Column"	Return to "Start Page"

Note: Pixel order is RGB on the display.




5.4. Tearing effect output line

The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect signal is defined by the parameter of the Tearing Effect Line On command. The signal can be used by the MPU to synchronize Frame Memory Writing when displaying video images.

5.4.1. Tearing effect line modes

Mode 1, The Tearing Effect Output signal consists of V-Blanking Information only: **Figure 79.**



tVdh= The LCD display is not updated from the Frame Memory

tvdl = The LCD display is updated from the Frame Memory (except Invisible Line – see below)

Mode 2, The Tearing Effect Output signal consists of V-Blanking and H-Blanking Information, there is one V-sync and 240 H-sync pulses per field. **Figure 80**.



thdh= The LCD display is not updated from the Frame Memory


thdl= The LCD display is updated from the Frame Memory (except Invisible Line – see above)



5.4.2. Tearing effect line timing

The Tearing Effect signal is described below.

Figure81.




Idle Mode Off (Frame Rate = $20 \sim 90 \text{ Hz}$)

Table38.

Crombal	Parameter		Spec.		Doganintian
Symbol	rarameter	Min.	Max.	Unit	Description
tvdl	Vertical Timing Low	TBD		****	
ιναι	Duration	IDD	-	ms	-
tvdh	Vertical Timing High Duration	1000	-	us	-
thdl	Horizontal Timing Low	TDD			
thai	Duration	TBD	-	us	-
th dh	Horizontal Timing High	TDD	500		
thdh	Duration	TBD	500	us	-

Note: Idle Mode Off (Frame Rate = $20\sim90$ Hz) ,The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.

Figure82.



The Tearing Effect Output Line is fed back to the MCU and should be used to avoid Tearing Effect.



5.5. Source driver

The GC9A01 contains a 360 channels of source driver (S1~S360) which is used for driving the source line of TFT LCD panel. The source driver converts the digital data from GRAM into the analog voltage for 360 channels and generates corresponding

gray scale voltage output, which can realize a 262K colors display simultaneously. Since the output circuit of this source driver incorporates an operational amplifier, a positive and a negative voltage can be alternately outputted from each channel.

5.6. Gate driver


The GC9A01 contains a 32 gate channels of gate driver (G1~G32) which is usedfor driving the gate. The gate driver level is VGH when scan some line, VGL the other lines.



5.7. LCD power generation circuit

5.7.1. Power supply circuit

The power circuit of GC9A01 is used to generate supply voltages for LCD panel driving. **Figure83.**






5.7.2. LCD power generation scheme

The boost voltage generated is shown as below.

Figure84.



LCD power generation scheme



5.8. Gamma Correction

GC9A01 incorporates the γ -correction function to display 262,144 colors for the LCD panel. The γ -correction is performed with 3 groups of registers determining eight reference grayscale levels, which are gradient adjustment, amplitude adjustment and fine-adjustment registers for positive and negative polarities, to make GC9A01 available with liquid crystal panels of various characteristics.

Figure85.








Figure86.



Grayscale Voltage Generation




Figure87.Dot inversion



Relationship between Source Output and VCOM

Figure88.





5.9. Power Level Definition

5.9.1. Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

1. Normal Mode On (full display), Idle Mode Off, Sleep Out.

In this mode, the display is able to show maximum 262,144 colors.

2. Partial Mode On, Idle Mode Off, Sleep Out.

In this mode part of the display is used with maximum 262,144 colors.

3. Normal Mode On (full display), Idle Mode On, Sleep Out.

In this mode, the full display area is used but with 8 colors.

4. Partial Mode On, Idle Mode On, Sleep Out.

In this mode, part of the display is used but with 8 colors.

5. Sleep In Mode.

In this mode, the DC: DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with VDDI power supply. Contents of the memory are safe.

6. Power Off Mode.


In this mode, both VDDB and VDDI are removed.

Note1: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.



5.9.2. Power Flow Chart

Figure89.



Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.

Note 2: There is not any limitation, which is not specified by User, when there is changing from one power mode to another power mode.




5.10.3.Brightness control block

There is an external output signal from brightness block, LEDPWM to control the LED driver IC in order to control display brightness.

There are resister bits, DBV[7:0] of R51h, for display brightness of manual brightness setting. The LEDPWM duty is calculated as DBV[7:0]/255 x period (affected by OSC frequency).

For example: LEDPWM period = 3ms, and DBV[7:0] = '200DEC'. Then LEDPWM duty = 200 / 255 = 78.1%. Correspond to the LEDPWM period = 3 ms, the high-level of LEDPWM (high effective) = 2.344ms, and the low-level of LEDPWM = 0.656ms.

Figure 90.



LEDPWM output duty



5.10. Input/output pin state

5.10.1. Output pins

Table40.

Output or Bi-directional pins	After Power On	After Hardware Reset
DB17 to DB0 (Output driver)	High-Z (Inactive)	High-Z (Inactive)
SDA	High-Z (Inactive)	High-Z (Inactive)
SDO	High-Z (Inactive)	High-Z (Inactive)
TE	Low	Low
LEDPWM	Low	Low

Characteristics of output pins

5.10.2. Input pins

Table41.

Input	During Power	After	After Hardware	During Power
pins	On Process	Power On	Reset	Off Process
RESX	Input valid	Input valid	Input valid	Input valid
CSX	Input invalid	Input valid	Input valid	Input invalid
WRX	Input invalid	Input valid	Input valid	Input invalid
RDX	Input invalid	Input valid	Input valid	Input invalid
D/CX	Input invalid	Input valid	Input valid	Input invalid
SDA	Input invalid	Input valid	Input valid	Input invalid
VSYNC	Input invalid	Input valid	Input valid	Input invalid
HSYNC	Input invalid	Input valid	Input valid	Input invalid
DE	Input invalid	Input valid	Input valid	Input invalid
DOTCLK	Input invalid	Input valid	Input valid	Input invalid
D[17:0]	Input invalid	Input valid	Input valid	Input invalid
IM[3:0]	Input invalid	Input valid	Input valid	Input invalid

Characteristics of input pins



6. Command

6.1. Command List

Regulative Command Set													
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	0	1	1	XX	0	0	0	0	0	1	0	0	04h
Read Display	1	1	1	XX	X	X	X	X	X	X	X	X	XX
Identification	1	1	1	XX				ID_1	[7:0]				00
Information 2	1	1	1	XX				ID_2	[7:0]				9A
	1	1	1	XX				ID_3	[7:0]				01
	0	1	1	XX	0	0	0	0	1	0	0	1	09h
	1	1	1	XX	X	X	X	X	X	X	X	X	XX
Read Display	1	1	1	XX			D[3	31:25]				X	00
Status	1	1	1	XX	X		D[22:20]			D[1	9:16]		61
	1	1	1	XX	X	X	X	X	X		D[10	:8]	00
	1	1	1 XX D[7:5] X X X X X							00			
Enter Sleep Mode	0	1	1	XX	0	0	0	1	0	0	0	0	10h
Sleep OUT	0	1	1	XX	0	0	0	1	0	0	0	1	11h
Partial Mode ON	0	1	1	XX	0	0	0	1	0	0	1	0	12h
Normal Display Mode ON	0	1	1	XX	0	0	0	1	0	0	1	1	13h
Display Inversion OFF	0	1	1	XX	0	0	1	0	0	0	0	0	20h
Display Inversion ON	0	1	1	XX	0	0	1	0	0	0	0	1	21h
Display OFF	0	1	↑	XX	0	0	1	0	1	0	0	0	28h
Display ON	0	1	↑	XX	0	0	1	0	1	0	0	1	29h
	0	1	↑	XX	0	0	1	0	1	0	1	0	2Ah
G-1	1	1	↑	XX				SC[1	5:8]				00
Column Address Set	1	1	↑	XX				SC[7:0]				00
Address Set	1	1	1	XX				EC[1	5:8]				01
	1	1	1	XX							3Fh		
	0	1	1	XX	0	0	1	0	1	0	1	1	2Bh
Page Address	1	1	1	XX				SP[1	5:8]				00
Set	1	1	1	XX				SP[7:0]				00
	1	1	1	XX				EP[1	5:8]				00h



OC9A01 Data	Blicct												
	1	1	1	XX				EP[7:0]				EFh
M	0	1	1	XX	0	0	1	0	1	1	0	0	2Ch
Memory Write	1	1	1				D	[17:0]					XX
	0	1	1	XX	0	0	1	1	0	0	0	0	30h
	1	1	1	XX				SR[]	[5:8]				00
Partial Area	1	1	1	XX				SR[7:0]				00
	1	1	1	XX				ER[15:8]				00
	1	1	1	XX				ER[7:0]				EF
	0	1	1	XX	0	0	1	1	0	0	1	1	33h
Vertical	1	1	1	XX		I	I.	TFA[[15:8]	I	ı		00
Scrolling	1	1	1	XX				TFA	[7:0]				00
Definition	1	1	1	XX				VSA	[15:8]				00
	1	1	1	XX				VSA	[7:0]				F0
Tearing Effect Line OFF	0	1	1	XX	0	0	1	1	0	1	0	0	34h
Tearing Effect	0	1	1	XX	0	0	1	1	0	1	0	1	35h
Line ON	1	1	1	XX	X	X	X	X	X	X	X	M	00
Memory	0	1	1	XX	0	0	1	1	0	1	1	0	36h
Access Control	1	1	1	XX	MY	MX	MV	ML	BGR	MH	X	X	00
Vertical	0	1	1	XX	0	0	1	1	0	1	1	1	37h
Scrolling Start	1	1	1	XX				VSP[15:8]				00
Address	1	1	1	XX				VSP	[7:0]				00
Idle Mode OFF	0	1	1	XX	0	0	1	1	1	0	0	0	38h
Idle Mode ON	0	1	1	XX	0	0	1	1	1	0	0	1	39h
Pixel Format	0	1	1	XX	0	0	1	1	1	0	1	0	3Ah
Set	1	1	1	XX	X		DPI[2:0]		X		DBI[2	2:0]	66
Write Memory	0	1	1	XX	0	0	1	1	1	1	0	0	3Ch
Continue	1	1	1		•		D	[17:0]			•		XX
	0	1	1	XX	0	1	0	0	0	1	0	0	44h
Set Tear Scanline	1	1	1	XX	X	X	X	X	X	X	X	STS[8]	00
	1	1	1	XX				STS	[7:0]				00
	0	1	1	XX	0	1	0	0	0	1	0	1	45h
	1	1	1	XX	X	X	X	X	X	X	X	X	XX
Get Scanline	1	1	1	XX	X	X	X	X	X	X	X	GTS [8]	00
	1	1	1	XX		•		GTS	[7:0]	•	•	•	00
Write Display	0	1	1	XX	0	1	0	1	0	0	0	1	51h
Brightness	1	1	1	XX			•	DBV	[7:0]			•	00
Write CTRL	0	1	1	XX	0	1	0	1	0	0	1	1	53h
Display	1	1	1	XX	X	X	BCTRL	X	DD	BL	X	X	00
Read ID1	0	1	1	XX	1	1	0	1	1	0	1	0	DAh



	1	1	1	XX	X	X	X	X	X	X	X	X	XX
	1	1	1	XX			LCD Mo	dule /	Driver 1	D [7:0]		00
	0	1	1	XX	1	1	0	1	1	0	1	1	DBh
Read ID2	1	1	1	XX	X	X	X	X	X	X	X	X	XX
	1	1	1	XX			LCD Mo	dule /	Driver 1	D [7:0]		9A
	0	1	1	XX	1	1	0	1	1	1	0	0	DCh
Read ID3	1	1	1	XX	X	X	X	X	X	X	X	X	XX
	1	1	1	XX			LCD Mo	dule /	Driver 1	D [7:0]		01



Extended Command Set													
Comman d Function	D/C X	RD X	WR X	D17 -8	D7	D6	D5	D4	D3	D2	D1	D0	HE X
RGB	0	1	1	XX	1	0	1	1	0	0	0	0	B0h
Interface Signal Control	1	1	1	XX	X	RCM	1[1:0]	X	VSP L	HSP L	DP L	EPL	01
D1 1'	0	1	1	XX	1	0	1	1	0	1	0	1	B5h
Blanking Porch	1	1	1	XX	0	0	0	0		VFP[3	3:0]		08
Control	1	1	1	XX	0				VBP[6	:0]			02
Connor	1	1	1	XX	0	0	0]	HBP[4:0]]		14
	0	1	1	XX	1	0	1	1	0	1	1	0	В6
Display	1	1	1	XX	X	X	X	X	X	X	X	X	00
Function Control	1	1	1	XX	X	GS	SS	S M	X	X	X	X	00
	1	1	1	XX	X	X			NL	[5:0]			1D
TE	0	1	1	XX	1	0	1	1	1	0	1	0	BAh
Control	1	1	1	XX	te_pol			1	te_width	[6:0]			00
Interface	0	1	1	XX	1	1	1	1	0	1	1	0	F6h
Control	1	1	1	XX	1	1	0	0	DM	[1:0]	RM	RI M	C0

Inter Command Set													
Command	D/C	RD	WR	D17	D7	D6	D5	D4	D3	D2	D1	D0	HE
Function	X	X	X	-8	2,	20				22		20	X
Power	0	1	1	XX	1	1	0	0	0	0	0	1	C1
Criterion	U	1	I	7171	1	1	0	O	Ü	U	Ü	1	h
Control	1	1	1	XX	0	0	0	0	0	0	vcire	0	00
DVDD	0	1	1	XX	1	0	1	0	0	1	1	1	A7
voltage	U	1	l	ΛΛ	1	U	1	U	U	1	1	1	h
Control	1	1	1	XX	0	1	0	0		vdd	l_ad[3:0]		48
Vreg1a	0	1	1	XX	1	1	0	0	0	0	1	1	C3
voltage	U	1	I	ΛΛ	1	1	U	U	U	U	1	1	h
Control	1	1	1	XX	0				vreg1_vb	p_d[6:	0]		3C
Vreg1b	0	1	1	XX	1	1	0	0	0	1	0	0	C4
voltage	U	1	I	ΛΛ	1	1	U	U	U	1	U	U	h
Control	1	1	1	XX	0				vreg1_vb	on_d[6:	0]		3C
Vreg2a	0	1	•	XX	1	1	0	0	1	0	0	1	C9
voltage		1	1	ΛΛ	1	1	U	0	1		<u> </u>	1	h
Control	1	1	1	XX	0	0			V	rh[5:0]			28
Frame Rate	0	1	1	XX	1	0	1	0	1	0	0	0	E8



	isneet							1					
				****			D 11 15 5	01			D1150.03		h
	1	1	<u>↑</u>	XX	0	D.	INV[2	:0]	DTMOIT		TN1[3:0]		11
	1	1	1	XX					RTN2[7:	υ <u>J</u>			40 E9
SPI 2data	0	1	1	XX	1	1	1	0	1	0	0	1	h
control	1	1	↑	XX					2data_ en		2data_md	t	00
Charge	0	1	↑	XX	1	1	1	0	1	1	0	0	EC h
Pump Frequent	1	1	↑	XX		avdd	l_clk_a	id[2:		a	vee_clk_ad[2:0]	33
Control	1	1	1	XX						7	/cl_clk_ad[2	2:0]	02
	1	1	1	XX	V	gh_clk	_ad[3:0	0]		vgl_c	lk_ad[3:0]		88
Inner register enable 1	0	1	1	XX	1	1	1	1	1	1	1	0	FE h
Inner register enable 2	0	1	↑	XX	1	1	1	0	1	1	1	1	EF h
	0	1	1	XX	1	1	1	1	0	0	0	0	F0h
	1	1	↑	XX	dig2g dig2j 1:0]				dig2ga	m_vr1_	_n[5:0]		80
SET_GAM MA1	1	1	1	XX	dig2g dig2j 1:0]				dig2ga	m_vr2_	_n[5:0]		03
	1	1	1	XX	0	0	0		dig2	2gam_v	r4_n[4:0]		08
	1	1	1	XX	0	0	0		dig2	2gam_v	r6_n[4:0]		06
	1	1	↑	XX	di	g2gam	_vr0_1	n[3:0]		dig2ga	nm_vr13_n[3:0]	05
	1	1	1	XX	0			di	ig2gam_v	r20_n[6:0]		2B
	0	1	1	XX	1	1	1	1	0	0	0	1	F1h
	1	1	1	XX	0			di	ig2gam_v	r43_n[6:0]		41
CET CAM	1	1	↑	XX	dig2g [2:0]	gam_vi	·27_n		dig2	gam_v	r57_n[4:0]		97
SET_GAM MA2	1	1	1	XX	dig2g [2:0]	gam_vi	·36_n		dig2	gam_v	r59_n[4:0]		98
	1	1	1	XX	0	0	dig2gam_vr61_n[5:0]						13
	1	1	1	XX	0	0		dig2gam_vr62_n[5:0]					17
	1	1	1	XX	dig	2gam_	m_vr50_n[3:0] dig2gam_vr63_n[3:0]				:0]	CD	
	0	1	1	XX	1	1					0	F2h	
SET_GAM MA3	1	1	↑	XX	dig2g dig2j 1:0]		dig2gam_vr1_p[5:0]						40



OCTAUI Data	ismeet												
	1	1	1	XX	dig2g dig2j 1:0]				dig2	2gam_vr2	2_p[5:0]		03
	1	1	1	XX	0	0	0		(dig2gam_	vr4_p[4:0]		08
	1	1	1	XX	0	0	0		C	dig2gam_	vr6_p[4:0]		0B
	1	1	1	XX	dig2g	[g2gam_vr0_p[3:0] dig2gam_vr13_p[3:0]							
	1	1	1	XX	0	dig2gam_vr20_p[6:0]							
	0	1	1	XX	1	1 1 1 0 0 1 1							F3h
	1	1	1	XX	0			di	ig2gan	n_vr43_p	[6:0]		3F
SET CAM	1	1	1	XX	dig2g [2:0]	gam_vi	r27_p		d	ig2gam_	vr57_p[4:0]		98
SET_GAM MA4	1	1	1	XX	dig2g [2:0]	gam_vi	r36_p		d	ig2gam_	vr59_p[4:0]		B4
	1	1	1	XX	0	0	0 dig2gam_vr61_p[5:0]						
	1	1	1	XX	0	0 0 dig2gam_vr62_p[5:0]						18	
	1	1	1	XX	dig2gam_vr50_p[3:0] dig2gam_vr63_p[3:0]							CD	




6.2. Description of Level 1 Command

6.2.1. Read display identification information (04h)

04h		Read display identification information 2												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	0	0	0	0	1	0	0	04h	
1 st	1	↑	1	XX	X	X	X	X	X	X	X	X	X	
Parameter	1													
2 nd	1	↑	1	XX				ID_	1[7:0]				00	
Parameter	1													
3 rd	1	↑	1	XX				ID_	_2[7:0]				9A	
Parameter	1													
4 th	1	↑	1	XX				ID_	_3[7:0]				01	
Parameter		read byte returns 24 bits display identification information.												
		he 1st parameter is dummy data.												
Description		he 2nd parameter (ID2_1 [7:0]): LCD module's manufacturer ID. he 3rd parameter (ID2_2 [7:0]): LCD module/driver version ID.												
).				
Restriction	The 4th	parame	eter (ID2	2_3 [7:0])	: LCD	moat	ile/ariv	er ID.						
Restriction														
					S	tatus				A	vailabi	lity		
			Normal	Mode O	n, Idle	Mode	Off, S	leep (Out		Yes			
Register				Mode O							Yes			
Availability				Mode Or							Yes			
			Partial	Mode Or	ı, Idle	Mode	On, Sl	eep O	ut		Yes			
					Sleep	In .					Yes			
					Status	S				Defa	ult Va	lue		
Default				Power	On Se	equenc	ce			24'1	1009A	01		
Default				S	W Res	set				24'1	1009A	01		
				I.	IW Re	set				24'1	1009A	01		
Flow Chart														







6.2.2. Read Display Status (09h)

09h					0 0 0 0 1 0 0 1 0 X X X X X X X X D[31:25] X 0 D[19:16] D[19:16]								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	0	1	0	0	1	09h
1 st Parameter	1	1	1	XX	X	X	X	X	X	X	X	X	X
2 nd Parameter	1	1	1	XX			I	D[31:2	5]			X	00
3 rd Parameter	1	1	1	XX	0	Ι	D[22:20)]		D[1	9:16]		61
4 th Parameter	1	1	1	XX	0	0	0	0	0		D[10:8	3]	00
5 th Parameter	1	1	1	XX		D[7:5]]	0	0	0	0	0	00

This command indicates the current status of the display as described in the table below:

	Bit	Description	Value	Status
	D31	Booster voltage	0	Booster OFF
	D31	status	1	Booster ON
	D20	D 11 1	О	Top to Bottom (When MADCTL B7='0')
	D30	Row address order	1	Bottom to Top (When MADCTL B7='1')
		Column address	О	Left to Right (When MADCTL B6='0').
	D29	order	1	Right to Left (When MADCTL B6='1').
	D20	Row/column	О	Normal Mode (When MADCTL B5='0').
D	D28	exchange	1	Reverse Mode (When MADCTL B5='1').
Description	D27	Vantical naturals	О	LCD Refresh Top to BoUom (When MADCTL B4='0')
	D27	Vertical refresh	1	LCD Refresh BoUom to Top (When MADCTL B4='1').
	D26	RGB/BGR order	O	RGB (When MADCTL B3='0')
	D26	RGB/BGR order	1	BGR (When MADCTL B3='1')
	D25	Horizontal refresh	О	LCD Refresh Left to Right (When MADCTL B2='0')
	D25	order	1	LCD Refresh Right to Left (When MADCTL B2='1')
	D24	Not used	O	-
	D23	Not used	O	-
	D22		101	16-bit/pixel
	D21	Interface color pixel format definition	110	18-bit/pixel
	D20		110	To old pixel






-		ſ		1					
	D19	Idle mode ON/OFF	О	Idle	Mode OFF				
	D19	Tale filode ON/OPT	1	Idle	e Mode ON				
	D18	Partial mode	О	Partia	al Mode OFF				
	D16	ON/OFF	1	Parti	al Mode ON				
	D17	Clear IN/OUT	О	Slee	ep IN Mode				
	D17	Sleep IN/OUT	1	Sleep	OUT Mode				
	D16	Display normal	О	Display N	ormal Mode OFF.				
	D10	mode ON/OFF	1	Display N	Jormal Mode ON.				
	D15	Vertical scrolling status	О	Se	croll OFF				
	D14	Not used	О		-				
	D13	Inversion status	О	N	ot defined				
	D12	All pixel ON	О	N	ot defined				
	D11	All pixel OFF	О	N	ot defined				
	D10	Diamlay ON/OFF	О						
	DIU	Display ON/OFF	1	Dis	splay is ON				
	D9	Tearing effect line	0	Tearing	Effect Line OFF				
	D9	ON/OFF	1	Teari	ing Effect ON				
		Tearing effect line	0	Mode 1,	V-Blanking only				
	D5	mode	1	Mode 2, bo	oth H-Blanking and				
		mode	1	V	-Blanking				
	D4	Not used	О		-				
	D3	Not used	O		-				
	D2	Not used	О		-				
	D1	Not used	О		-				
	D0	Not used	О		-				
Restriction									
					A 11 1 111.				
			tatus	20 01 0	Availability				
Register		Normal Mode On, Idle N			Yes				
Availability		Partial Mode On, Idle N		Yes					
		Partial Mode On, Idle N	i, Sleep Out	Yes					
		Sleep	ın		Yes				



6.2.3. Enter Sleep Mode (10h)

10h		Enter Sleep Mode													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	0	1	0	0	0	0	10h		
Parameter						No Pa	aramete	er							
Description	this moscanning MCU i X = Do This co	This command causes the LCD module to enter the minimum power consumption mode. In this mode e.g. the DC/DC converter is stopped, Internal oscillator is stopped, and panel scanning is stopped Out Blank STOP MCU interface and memory are still working and the memory keeps its contents. X = Don't care This command has no effect when module is already in sleep in mode. Sleep In Mode can only be left by the Sleep Out Command (11h). It will be necessary to wait 5msec before													
Restriction	sending stabiliz	g next to e. It wil	comma	ep Out C and, this i essary to Sleep In	s to all	low tii 120ms	ne for ec afte	the su	pply vo	oltages	and c	lock cir	cuits to		
					S	tatus				A	vailab	ility			
			Normal	Mode O	n, Idle	Mode	Off, S	leep (Out		Yes				
Register			Normal	Mode O	n, Idle	Mode	On, S	leep (Out		Yes				
Availability			Partial	Mode Or	, Idle	Mode	Off, S	leep C	Out		Yes				
			Partial	Mode O	ı, Idle	Mode	On, Sl	eep O	ut		Yes				
					Sleep) In					Yes				
Default		Status Default Value Power On Sequence Sleep IN Mode SW Reset Sleep IN Mode HW Reset Sleep IN Mode													








6.2.4. Sleep Out Mode (11h)

11h		Sleep Out Mode												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	0	0	1	0	0	0	1	11h	
Parameter						No Pa	aramete	er						
Description	the DC		nverter is	f sleep m s enabled		nal osc	cillator	is staı	ted, an	d pane	l scanr	ning is s	started.	
Restriction	can onl sending stabiliz register image i display functio	y be left of next of the control of	t by the command display g this 5r y defaulte is alreading this 5	effect who shall s	Comm to all loads there ister v Out will b	nand (ow tin all discanno alues -mode e nece	10h). I me for splay s t be ar are sar e. The	t will the s supplie ay aba ne wh displa to wa	be necessary be necessary to the depth of th	essary voltage ctory c visual load i ule is	to waites and default effect as done doing fter ser	t 5msec clock values on the e and w self-dia	to the display hen the gnostic	
Register Availability			Normal Partial	Mode O Mode Or Mode Or	n, Idle n, Idle n, Idle	Mode Mode Mode	On, S	leep C	Out Out	A	vailabi Yes Yes Yes Yes			
Default					Status On Se W Res	equeno set	ce			Sleep	ult Va IN M IN M IN M	ode ode		







6.2.5. Partial Mode ON (12h)

12h		Partial Mode ON												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	0	0	1	0	0	1	0	12h	
Parameter						No P	aramet	er						
	This co	mmand	turns o	n partial	mode	The p	artial 1	mode	window	is de	scribed	l by the	Partial	
Description	Area co	ommand	l (30H).	To leave	Partial	mode	the N	ormal	Displa	y Mod	e On c	omman	d (13H)	
Description	should	be writt	en.											
	X = Do	n't care	1											
Restriction	This co	mmand	has no e	effect who	en Part	ial mo	de is a	ctive.						
		Status Availability												
		No	rmal Mo	de On, Id	lle Mo	de Of	f, Sleep	Out			Yes			
Register		No	rmal Mo	de On, Id	ile Mo	de On	, Sleep	Out			Yes			
Availability		Pa	rtial Moo	de On, Id	le Mod	le Off	, Sleep	Out			Yes			
		Pa	rtial Mo	de On, Id	le Mod	le On,	Sleep	Out			Yes			
				Slo	eep In						Yes			
				S	tatus					De	fault V	'alue		
Default				Power C	n Sequ	ience			No	ormal I	Display	Mode (ON	
Default				SW	Reset]	Norma	l Displ	ay Mod	e	
		HW Reset Normal Display Mode ON												
Flow Chart	See Partial Area (30h)													



6.2.6. Normal Display Mode ON (13h)

13h		Normal Display Mode ON												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	XX	0	0	0	1	0	0	1	1	13h	
Parameter						No P	aramet	er						
	This co	mmand	returns	the displa	y to no	ormal	mode.							
Description	Normal	l display	mode o	n means	Partial	mode	off.							
Description	Exit fro	om NOR	ON by t	he Partia	l mode	On c	omman	nd (12)	h)					
	X = Dc	n't care												
Restriction	This co	s command has no effect when Normal Display mode is active.												
		Status Availability												
		No	rmal Mo	de On, Id	lle Mo	de Off	, Sleep	Out			Yes			
Register		No	rmal Mo	de On, Io	ile Mo	de On	, Sleep	Out			Yes			
Availability		Pa	rtial Moo	de On, Id	le Mod	le Off	, Sleep	Out			Yes			
		Pa	rtial Mo	de On, Id	le Mod	le On,	Sleep	Out			Yes			
				Sle	eep In						Yes			
				S	tatus					De	fault V	alue		
Default				Power C	n Sequ	ience			No	ormal I	Display	Mode	ON	
Default				SW	Reset]	Norma	l Displ	ay Mod	e	
	HW Reset Normal Display Mode ON											ON		
Flow Chart	See Partial Area (30h)													



6.2.7. Display Inversion OFF (20h)

20h					Dis	play Ir	versio	n OFF	7						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	1	0	0	0	0	0	20h		
Parameter					•	No P	aramet	er							
Description	This co	This command is used to recover from display inversion mode. This command makes no change of the content of frame memory. This command doesn't change any other status. Display Panel A = Don't care													
Restriction	This co	mmand	has no e	effect who	en mod	lule al	ready i	s inve	rsion O	FF mo	de.				
Register Availability		No Pa	rmal Mo	de On, Id de On, Id de On, Id Slo	lle Mo	de Off de On le Off,	, Sleep	Out Out		A	Yes Yes Yes Yes Yes Yes				
Default				Power C	tatus On Sequ Reset / Reset				I	Display Display	Inver	Value sion OF sion OF sion OF	F		
Flow Chart				INVO	FF(20h)			Pro A	ommand rameter Display ction fode mtial transfer						



6.2.8. Display Inversion ON (21h)

21h		Display Inversion ON											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	0	0	0	1	21h
Parameter		I		l	I	No P	aramet	er			I	I	
Description	This co the fran This co To exi written	ommand me mem ommand t Displa	makes interpretation of the doesn't may inverse	to enter in no change e display change a sion moo	e of the	e conte	ent of f us.	frame 1	memor	comm			
Restriction		= Don't care as command has no effect when module already is inversion ON mode.											
Register Availability		No Pa	rmal Mo	de On, Id de On, Id de On, Id Slo	dle Mo	de Off de On le Off,	, Sleep Sleep	Out Out		A	vailabi Yes Yes Yes Yes		
Default				Power C	tatus In Sequ Reset Reset				I	Display Display	Inver	Value sion OF sion OF sion OF	F
Flow Chart	Display Inversion Off Mode Command												



6.2.9. Display OFF (28h)

28h		Display OFF													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	1	0	1	0	0	0	28h		
Parameter						No P	aramet	er							
Description	Frame This co	This command is used to enter into DISPLAY OFF mode. In this mode, the output from Frame Memory is disabled and blank page inserted. This command makes no change of contents of frame memory. This command does not change any other status. There will be no abnormal visible effect on the display. Display Panel Display Panel													
	X = Dc	= Don't care													
Restriction	This co	mmand	has no e	effect who	en mod	lule is	alread	y in di	splay o	off mod	le.				
Register Availability		No Pa	rmal Mo	ode On, Id ode On, Id de On, Id Slo	dle Mo	de Off de On le Off	, Sleep	Out Out		A	Yes Yes Yes Yes Yes Yes				
Default				Power C	tatus On Sequ V Reset V Reset					D D	efault V isplay (isplay (isplay (OFF OFF			
Flow Chart	Display On Mode Parameter Display Display Action Mode Sequential transfer														



6.2.10. Display ON (29h)


29h						Disp	olay Ol	V							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	1	0	1	0	0	1	29h		
Parameter						No P	aramet	er							
Description	Memor This co This co	ry is ena ommand ommand	bled. makes r does no	no change t change memory	e of cor any otl	ntents	of fran				itput fi	rom the	Frame		
Restriction		X = Don't care Γhis command has no effect when module is already in display on mode.													
Register Availability		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes													
Default				Power C	tatus On Sequ V Reset V Reset					D D	efault V isplay (isplay (isplay (OFF OFF			
Flow Chart	Display Off Mode Command Parameter Display Display Action Mode Sequential transfer														



6.2.11. Column Address Set (2Ah)

2Ah						Column	n Addres	s Set			_		
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	0	1	0	2Ah
1 st	1	1	1	XX	SC15	SC14	SC13	SC12	SC11	SC10	SC9	SC8	
Parameter	1												Note1
2 nd	1	1	1	XX	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0	1,0101
Parameter													
3 rd	1	1	1	XX	EC15	EC14	EC13	EC12	EC11	EC10	EC9	EC8	
Parameter 4 th		1	•	vv	EC7	EC6	EC5	EC4	EC2	EC2	EC1	ECO	Note1
Parameter	1	1	1	XX	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0	
1 drumeter	This co	mmand	is used	to define	area of	frame m	emory v	vhere M	CII can	access "	This co	mmand	makes
				er driver			-						
		_		mes. Eac		1110 (111		00 [10]	o] una .	20 [10.	oj a•		, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	represe	ents one	column l	line in the	e Frame	Memory	·						
					S	C[15:0]	F	EC[15:0]					
Description													
r r													
	X = Dc	n't care											
	SC [15	:0] alwa	ys must	be equal	to or les	s than E	C [15:0]						
Restriction	Note 1	: When S	SC [15:0] or EC [15:0] is	greater t	han 013	Fh (Whe	n MAD	CTL's B	5 = 0	or 00EF	₹h
	(When	MADC	TL's B5	= 1), dat	a of out	of range	will be	ignored					
												_	
					Status					ailability			
				de On, Id						Yes			
Register		-		de On, Io						Yes			
Availability				de On, Id						Yes			
		Fa	Tuai Mo	de On, Id		Oli, Sie	ep Out			Yes Yes			
				310	eep In					168			
		S	tatus				Ι	Default V	/alue				
Default		Pov	wer On		7.[1.5.0]	00001			EO [15]	11 0125	1_		
		Sec	quence	SC	C [15:0]=	=0000h		-	EC [15:0	0]=013F	11		







6.2.12. Row Address Set (2Bh)

2Bh						Row 4	Address	Set							
2011	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	↑ ↑	XX	0	0	1	0	1	0	1	1	2Bh		
1 st	0	1	<u> </u>	XX	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	ZDII		
Parameter	1	-	'	1212	51 10	511.	51 10	5112	5111	2110		210			
2 nd		1	1	XX	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	Note1		
Parameter	1		'												
3 rd	4	1	1	XX	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8			
Parameter	1												N . 1		
4 th	1	1	1	XX	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0	Note1		
Parameter	1														
Description	other d	This command is used to define area of frame memory where MCU can access. This commakes no change on the other driver status. The values of SP [15:0] and EP [15:0] are referred when RAMWR commonwes. Each value represents one Page line in the Frame Memory. Sc[15:0] EC[15:0]													
Restriction	Note 1	_	SP [15:	be equal (0) or EP B5 = 1)	[15:0] i	s greate	r than 0	0EFh (V		ADCTI	L's B5	= 0) or	: 013Fh		
	(1)	, 51										
					Status				A	vailabilit	ty				
		No	rmal Mo	de On, Id	lle Mod	e Off, Sl	eep Out			Yes					
Register		No	rmal Mo	de On, Io	dle Mod	e On, Sl	eep Out			Yes					
Availability		Pa	rtial Mo	de On, Id	le Mode	Off, Sle	eep Out			Yes					
		Pa	rtial Mo	de On, Id	le Mode	On, Sle	ep Out			Yes					
				Sle	eep In					Yes					
Default															
Deruun															




GC9A01 D	atasneet			
		Status		Default Value
		ower On	SP [15:0]=0000h	EP [15:0]=00EFh
	S	equence	51 [13.0] 0000H	
	S	W Reset	SP [15:0]=0000h	If MADCTL's B5 = 0: EP [15:0]=00EFh
		W D 4	CD [15.0] 00001-	If MADCTL's B5 = 1: EP [15:0]=013Fh
	<u> </u>	W Reset	SP [15:0]=0000h	EP [15:0]=00EFh
Flow Chart	2n 3r 2 1 2 3i 4	CASET(2Ah) st Parameter: SC[15:8 and Parameter: SC[7:0 d Parameter: EC[7:0] PASET(2Bh) st Parameter: SP[7:0 drd Parameter: SP[7:0 drd Parameter: EP[7:0 drd Parameter: EP[7:0 drd Parameter: EP[7:0 drd Parameter: D[7:0 drd Parameter: EP[7:0	7:0]	Command Parameter Display Action Mode Sequential transfer



6.2.13. Memory Write (2Ch)

2Ch						Memo	ry Writ	te							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	↑	XX	0	0	1	0	1	1	0	0	2Ch		
1 st Parameter	1	1	↑				D1	[17:0]					XX		
:	1	1	↑				Dx	k [17:0]					XX		
N th Parameter	1	1	1				Dr	n [17:0]					XX		
Description	change status. the Star Page p MADC page re	This command is used to transfer data from MCU to frame memory. This command is change to the other driver status. When this command is accepted, the column register and the page register are the Start Column/Start Page positions. The Start Column/Start Page positions are different in accordar MADCTL setting.) Then D [17:0] isstored in frame memory and the column register page register incremented. Sending any other command can stop frame Write. X = Door In all color modes, there is no restriction on length of parameters.													
Restriction	In all co														
Register Availability		In all color modes, there is no restriction on length of parameters. Status													
Default															








6.2.14. Partial Area (30h)

30h		Partial Area												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	0	1	1	0	0	0	0	30h	
1 st Parameter	1	1	1	XX	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	00	
2 nd Parameter	1	1	1	XX	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	00	
3 rd Parameter	1	1	1	XX	ER15	ER14	ER13	ER12	ER11	ER10	ER9	ER8	00	
4 th Parameter	1	1	1	XX	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	EF	


This command defines the partial mode's display area. There are 2 parameters associated with this command, the first defines the Start Row (SR) and the second the End Row (ER), as illustrated in the figures below. SR and ER refer to the Frame Memory Line Pointer.

If End Row>Start Row when MADCTL B4=0:-




Description


If End Row>Start Row when MADCTL B4=1:-



If End Row<Start Row when MADCTL B4=0:-









6.2.15. Vertical Scrolling Definition (33h)

33h				V	ertical	Scro	lling D	D efiniti	on					
	D/C X	RDX	WR X	D17-8	D7	D 6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	0	1	1	0	0	1	1	33h	
1 st Parameter	1	1	1	XX			00							
2 nd Parameter	1	1	1	XX	TFA [7:0]									
3 rd Parameter	1	1	1	XX	VSA [15:8]									
4 th Parameter	1	1	1	XX				VSA	A [7:0]				F0	

This command defines the Vertical Scrolling Area of the display.


When MADCTL B4=0

The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display).

The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame

Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears

immediately after the bottom most line of the Top Fixed Area.



When MADCTL B4=1


The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).

The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame


Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears

immediately after the top most line of the Top Fixed Area.
















6.2.16. Tearing Effect Line OFF (34h)


34h					Tea	ring Eff	ect Lin	e OFF					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	0	1	0	0	34h
Parameter						No Pa	ramete	r					
Description	signal l X = Do	ine. on't care		to turn O							signal	from t	he TE
Restriction	This co	mmand	has no e	ffect who	en Tear	ing Eff	ect outp	out is al	ready (OFF.			
Register Availability		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes											
Default		Status Default Value Power On Sequence OFF SW Reset OFF HW Reset OFF											
Flow Chart			TE Line O					Acti	play				



6.2.17. Tearing Effect Line ON (35h)

35h	Tearing Effect Line ON													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	0	1	1	0	1	0	1	35h	
Parameter	1	1	1	XX	0	0	0	0	0	0	0	M	00	
Description	This command is used to turn ON the Tearing Effect output signal from the TE signal line. This output is not affected by changing MADCTL bit B4. The Tearing Effect Line On has one parameter which describes the mode of the Tearing Effect Output Line. When M=0: The Tearing Effect Output line consists of V-Blanking information only: Vertical Time Scale When M=1: The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information: Vertical Time Scale Note: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active Low. X = Don't care.													
Restriction	This co	mmand	has no e	effect whe	en Tear	ing Eff	ect outp	out is al	ready (ON				
					~ .						•••			
			137.1		Status	0.66. 61			A	vailabi	lity			
D				e On, Idle						Yes				
Register	-			e On, Idle						Yes				
Availability				On, Idle				-		Yes				
		Part	aai woo	e On, Idle		On, Si	eep Ou			Yes Yes				
				Siee	p In					1 68				
			Status	S				Default	Value					
D 6 :		Pow	er On Se	equence				OF	Ŧ					
Default			SW Res					OI	Ŧ					
			HW Re	set				OI	Ŧ					
		<u>r</u>			1									





Description



6.2.18. Memory Access Control(36h)


36h		Tearing Effect Line ON													
	D/CX	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX													
Command	0	1	1	XX	0	0	1	1	0	1	1	0	36h		
Parameter	1	1	1	XX	MY	MX	MV	ML	BGR	MH	0	0	00		

This command defines read/write scanning direction of frame memory.


This command makes no change on the other driver status.

Bit	Name	Description
MY	Row Address Order	
MX	Column Address Order	These 3 bits control MCU to memory write/read direction.
MV	Row / Column Exchange	
ML	Vertical Refresh Order	LCD vertical refresh direction control.
BGR	RGB-BGR Order	Color selector switch control
DUK	KOD-DOK Oldel	(0=RGB color filter panel, 1=BGR color filter panel)
МН	Horizontal Refresh ORDER	LCD horizontal refreshing direction control.

Note: When BGR bit is changed, the new setting is active immediately without update the content in Frame Memory again.











6.2.19. Vertical Scrolling Start Address (37h)

37h	VSCRSADD (Vertical Scrolling Start Address)														
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	↑	XX	0	0	1	1	0	1	1	1	37h		
1 st Parameter	1	1	↑	XX	VSP [15:8]										
2 nd	1 1 \ \ XX \ \ VSP [7:0]												00		
Parameter	1														
	- TEST :					. 10		D 0:		101 \ F1					


This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area

and the scrolling mode. The Vertical Scrolling Start Address command has one parameter which describes the address of the line in the Frame Memory that will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below:-

When MADCTL B4=0

Example:

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 240 and VSP='3'.




Description

When MADCTL B4=1

Example:

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 240 and VSP='3'.



Note: (1) When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid tearing effect. VSP refers to the Frame Memory line Pointer.

(2) This command is ignored when the GC9A01 enters Partial mode.

X = Don't care

Restriction This command has no effect when Tearing Effect output is already ON



	Status		Availability
	Normal Mode On, Idle Mode	e Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode	e On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode	Off, Sleep Out	No
	Partial Mode On, Idle Mode	On, Sleep Out	No
	Sleep In		Yes
	Status	Default Va	
	2.000	VSP [15:	0]
Default	Status Power On Sequence		0]
Default	2.000	VSP [15:	0] 0h
Default	Power On Sequence	VSP [15:	0] 0h 0h
Default	Power On Sequence SW Reset	VSP [15: 16'h0000 16'h0000	0] 0h 0h



6.2.20. Idle Mode OFF (38h)

38h		Idle Mode OFF													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	1	1	1	0	0	0	38h		
Parameter						No Pa	ramete	r							
	This co	mmand	is used t	o recove	r from	Idle mo	de on.								
Description				CD can di	isplay r	naximu	m 262,	144 col	ors.						
	X = Do														
Restriction	This co	ommand has no effect when module is already in idle off mode.													
	ı	Status Availability													
		No	Status Availability Normal Mode On Idle Mode Off Sleep Out Yes												
Register			Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes												
Availability			Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Yes Yes												
Trunuonity				de On, Id							es es				
					eep In		r				es				
					1										
			Statu	ıs				Defa	ult Val	ue					
Default		Pov	wer On S	equence				Idle 1	node O	FF					
Deraun			SW Re	eset				Idle 1	node O	FF					
			HW Re	eset				Idle 1	node O	FF					
Flow Chart		Idle mode on Parameter Display Action Mode Sequential transfer													



6.2.21. Idle Mode ON (39h)

39h		Idle Mode ON											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	1	1	0	0	1	39h
Parameter						No Pa	ramete	r					
Description	In the i	dle on n f each R	node, col		R5 R- OXY OXY OXY OXY	mode of reduce	on. d. The y, 8 col	primary	vs. Disp G3 G2 G0 XX XX XX XX XX	s displate and Diagrams of the Control of the Contr	splay	3 B2 0 XX XX XX XX XX	using
										-			
			White		1XX	XXXX		1XXX	XX	1.	XXXX	XX	
Restriction		on't care		ffoot wh	an mod	u lo : o o¹	roody.	in idla	off mod	la.			
Kestriction	I mis co	inmand	nas no e	effect who	en mod			in idle (лт тоа				_
		3.7	13.5	1.0.3	11 3 4	Status					lability	7	
				de On, Id							es Zes		
Register				de On, Id							es Zos		
Availability				de On, Id							es es		
		Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes											
				310	сер ш					1	. Co		



Default	Status Power On Sequence SW Reset HW Reset	Default Value Idle mode OFF Idle mode OFF Idle mode OFF
Flow Chart	Idle mode of IDMON(39)	Parameter Display



6.2.22. COLMOD: Pixel Format Set (3Ah)

3Ah		Pixel Format Set CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX															
	D/CX	RI	ΟX	WRX	D17-8	D6	D5	I	D4	D3	D2	D1	D0	HEX			
Command	0	1		1	XX	0	0	1		1	1	0	1	0	3Ah		
Parameter	1	1		1	XX	0	Ι	OPI [2:	0]		0	D	BI [2:	0]	66		
	the pix	el fo	rma	t select o	pixel for of RGB in other RGI	nterfac	e and D	BI [2:0	0] is	s the	pixel	format of	of MCI	J inter	_		
					ie parame										elow		
		DP:	_		e parame	ter are		THE	PIX	C1 10.	mat	13 3110 WII	III tile	table b	Clow.		
		[2:0		RGB 1	Interface	Format	t		DI	3I [2	:0]	MCU Interface Format					
	0	0	0		Reserved	i		Ī	0	0	0	Reserved					
D : ::	0	0	1		Reserved	1			0	0	1	Reserved					
Description	0	1	0		Reserved	d			0	1 0 Reserved							
	0	1	1		Reserved	1			0	1	1	Reserved 12 bits / pixel Reserved 16 bits / pixel					
	1	0	0		Reserved	1			1	0	0	Reserved 12 bits / pixel Reserved 16 bits / pixel					
	1	0	1	16	6 bits / pi	xel			1	0	1	16					
	1	1	0	1	B bits / pi				1	1	0	18	bits / p	ixel			
	1	1	1		Reserved 1 1 1 Reserved			ed									
					must sele	ection s	erial in	terface	e .								
D (' ('	X = D				CC 4 1		1 .			11	cc	1					
Restriction	I nis c	omm	ana	nas no e	effect who	en mod	ule is a	iready	1n 1	aie c	orr me	oae.					
						Status	3					Avai	lability	,			
			No	rmal Mo	de On, Id			Sleep (Out				es .				
Register					de On, Io							<u> </u>	es				
Availability			Par	rtial Mod	de On, Id	le Mod	e Off, S	Sleep (Out			Ŋ	Zes .				
			Pa	rtial Mo	de On, Id	le Mod	le On, S	Sleep C	Out			Ŋ	?es				
					Slo	eep In						Ŋ	Zes .				
	Status Default Value																
								PI [2:0					BI [2:0]			
Default			Pov		equence			3'b110					'b110				
				SW Re				Chan	_				Chang	ge			
				HW Re	eset		3	3'b110)			3	'b110				
		11W Reset 3 0110 3 0110															



Flow Chart COLMOD (3Ah) Parameter Display Action Any Command Mode Sequential transfer



6.2.23. Write Memory Contine (3Ch)

3Ch					,	write_n	nemory_	_continu	ıe				
	D	RD	WR	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	/C	X	X										
	X												
Command	0	1	↑	D1[17	0	0	1	1	1	1	0	0	3Ch
Command	U	1	l	8]	U	U	1	1	1	1	U	U	3CII
1 st	1	1	^	Dx[17	D1[D1[D1[D1[D1[D1[D1[D1[0003F
Parameter	1	1		8]	7]	6]	5]	4]	3]	2]	1]	0]	F
X^{th}	1	1	↑	D1[17	Dx[Dx[Dx[Dx[Dx[Dx[Dx[Dx[0003F
Parameter	1	1		8]	7]	6]	5]	4]	3]	2]	1]	0]	F
N^{th}	1	1	1	Dn[17	Dn[Dn[Dn[Dn[Dn[Dn[Dn[Dn[0003F
Parameter	1	1		8]	7]	6]	5]	4]	3]	2]	1]	0]	F

This command transfers image data from the host processor to the display module's frame memory continuing from the

pixel location following the previous write_memory_continue or write_memory_start command.

If set address mode B5 = 0:

Data is written continuing from the pixel location after the write range of the previous write_memory_start or

write_memory_continue. The column register is then incremented and pixels are written to the frame memory until the

column register equals the End Column (EC) value. The column register is then reset to SC and the page register is

incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value and the

column register equals the EC value, or the host processor sends another command. If the

Description

number of pixels exceeds (EC -SC + 1) * (EP -SP + 1) the extra pixels are ignored. If set address mode B5 = 1:

Data is written continuing from the pixel location after the write range of the previous write_memory_start or

write_memory_continue. The page register is then incremented and pixels are written to the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are written to the frame memory until the column register equals the End column (EC) value and the page register equals the EP value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP - SP + 1) the extra pixels are ignored.

Sending any other command can stop frame Write.

Frame Memory Access and Interface setting (B3h), WEMODE=0

When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the exceeding data will be ignored.

Frame Memory Access and Interface setting (B3h), WEMODE=1



	When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the column and page number
	will be reset, and the
	exceeding data will be written into the following column and page.
	A write_memory_start should follow a set_column_address, set_page_address or
Restriction	set_address_mode to define the write
	address. Otherwise, data written with write_memory_continue is written to undefined addresses.




	Status		Availability
	Normal Mode On, Idle Mode O	Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode O	On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode C	Off, Sleep Out	Yes
	Partial Mode On, Idle Mode O	On, Sleep Out	Yes
	Sleep In		Yes
	Status		t Value
Default	Power On Sequence	Randor	n value
Default	SW Reset	No cl	hange
	HW Reset	No cl	hange
Flow Chart	Image data Next Command	Pa I	mmand rameter Display ction Iode ntial transfer



6.2.24. Set_Tear_Scanline (44h)

44h		Set_Tear_Scanline											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	0	0	1	0	0	44h
1 st Parameter	1	1	1	XX	0	0	0	0	0	0	0	STS [8]	00
2 nd Parameter	1	1	1	XX	STS [7]	STS [6]	STS [5]	STS [4]	STS [3]	STS [2]	STS [1]	STS [0]	00
Description	Vertice Note:th 3240 eg:whe who	ertical Time Scale te:that set_tear_scanline with STS is equivalent to set_tear_on with 8+GateN(N=1、2、240) when the STS[8:0]=8,the TE will output at the position of Gate1. when the STS[8:0]=9,the TE will output at the position of Gate2. when the STS[8:0]=10,the TE will output at the position of Gate3.											
Restriction													
Register Availability		No Pa	rmal Mo		lle Mod le Mod le Mod	le Off, S le On, S e Off, S	Sleep O Sleep O	out ut		Y Y Y			
Default		Status Default Value Power On Sequence STS [8:0]=0000h SW Reset STS [8:0]=0000h HW Reset STS [8:0]=0000h											







6.2.25. Get_Scanline (45h)


45h						Get_	Scanlin	e						
	D/CT	RD	WR	D17-	D7	D6	D5	D4	D3	D2	D1	D0	HE	
	D/CX	X	X	8									X	
Command	0	1	1	XX	0	1	0	0	0	1	0	1	45h	
1 st												GT		
Parameter	1	↑	1	XX	0	0	0	0	0	0	0	S	00	
1 arameter												[8]		
2 nd					GT	GT	GT	GT	GT	GT	GT	GT		
Parameter	1	↑	1	XX	S	S	S	S	S	S	S	S	00	
					[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Description				the settin	_									
_		n Sleep	Sleep Mode, the value returned by get_scanline is undefined.											
Restriction	None													
					Stati	us			A	vailabil	ity			
		Norr	nal Mod	e On, Idl			leep Ou	t		Yes	<u> </u>			
Register		Non	nal Mod	le On, Idl	e Mode	On, Sl	eep Ou	t		Yes				
Availabilit		Part	ial Mode	e On, Idle	Mode	Off, Sl	eep Out	i i		Yes				
У		Part	ial Mod	e On, Idle	e Mode	On, Sle	eep Out	:		Yes				
				Slee	ep In					Yes				
			Statu	lS .			Ι	Default	Value					
Default		Pow	er On Se	equence			GT	S [9:0]	=0000l	1				
Deruurt			SW Res	set					=00001					
			HW Re	set			GT	S [9:0]	=0000h	1				
Flow Chart	2		Dum nd 1st par	my Read rameter G		<i>/</i> / /			Command Parameter Display Action Mode					



6.2.26. Write Display Brightness (51h)

51h						Write I	Display B	rightne	ss				
	D/C	RD	WR	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HE
	X	X	X										X
Command	0	1	1	XX	0	1	0	1	0	0	0	1	51 h
1 st Parameter	1	1	1	XX	DB V[7]	DBV [6]	DBV[5]	DB V[4]	DBV [3]	DBV [6]	DBV [5]	DBV [4]	00
	This co	mman	ıd is us	ed to adj	ust the	brightne	ess value	of the c	lisplay.				
				d what is			•				output bi	rightness	of
Description	_	-		ationship			-	-	-				
	•	-		ship is th	at 00h	value m	eans the	lowest ł	orightnes	ss and Fl	Fh value	means t	he
	highest	brigh	tness.										
Restriction	None												
					C4	tatus				Availa	h:1:4xx		
		N	ormal	Mode Or			ff Sleen	Out		Avaiia			
Register				Mode Or						Ye			
Availability				Mode On						Ye			
				Mode On						Ye			
					Sleep		, <u>r</u>			Ye			
			S	tatus				Def	ault Val	ue			
D.C. II		Po	ower C	n Sequer	nce			DBV	[7:0]= 8	'h00			
Default			SW	Reset				DBV	[7:0]= 8	'h00			
			HW	Reset				DBV	[7:0]= 8	'h00			
						•						•	







6.2.27. Write CTRL Display (53h)

53h		Write CTRL Display											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	1	0	0	1	1	53h
1 st	1	1		vv	0	0	DCTDI	0	DD	DI	0	0	00
Parameter	1	1	1	XX	0	0	BCTRL	0	DD	BL	0	0	00
Description Restriction	BCTR: '0' = O '1' = O DD: Di '0' = D '1' = D BL: Ba '0' = O '1' = O The dis more th (= more	This command is used to return brightness setting. BCTRL: Brightness Control Block On/Off, 0' = Off (Brightness registers are 00h) 1' = On (Brightness registers are active, according to the DBV[70] parameters.) DD: Display Dimming 0' = Display Dimming is off 1' = Display Dimming is on BL: Backlight On/Off 0' = Off (Completely turn off backlight circuit. Control lines must be low.) 1' = On The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one parameter = more than 2 RDX cycle) on DBI.										o read	
Register Availability		No No Pa	rmal Mo rmal Mo	de On, Id de On, Id de On, Id de On, Id	Statu: lle Mo lle Mo le Mod	de Off, de On, le Off,	Sleep Out Sleep Out Sleep Out Sleep Out			Availa Ye Ye Ye Ye	es es es		
Default		Default Value BCTRL DD BL Power On Sequence 1'b0 1'b0 1'b0 SW Reset 1'b0 1'b0 1'b0 HW Reset 1'b0 1'b0 1'b0											




Flow Chart WRCTRLD Display New Control Value Loaded Mode Sequential transfer



6.2.28. Read ID1 (DAh)

DCh						Re	ad ID2						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	1	0	1	0	DAh
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X
2 nd Parameter	1	1	1	XX				ID3	[7:0]				Program value
Description	(with U constru The 1st The 2nd The ID	Jser's ag ction sp parame d param	greement ecification eter is du eter is L e progran) and cha	nges e a. ıle/driv	ach tim	ne a rev	vision i			•		y supplier erial or
Restriction	None												
Register Availability		No Par	rmal Mo	de On, Id de On, Id de On, Id de On, Id Sla	ile Mod	de Off, de On, le Off,	Sleep (Out Out		Av	ailabil Yes Yes Yes Yes	ity	
Default		Pov	Statu ver On S SW Re HW Re	equence	(Def (After I	Fault Va MTP pr 8'h00 8'h00 8'h00	rogram)				








6.2.29. Read ID2 (DBh)

DCh						Re	ad ID2						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	1	0	1	1	0	1	1	DBh
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X
2 nd Parameter	1	1	1	XX				ID3	[7:0]				Program value
Description	(with U constru The 1st The 2nd The ID	Jser's ag ction sp parame d param	greement ecification eter is du eter is L e progran) and cha	nges e a. ule/driv	ach tim	ne a rev	vision i			•		y supplier erial or
Restriction	None												
Register Availability		No Par	rmal Mo	de On, Id de On, Id de On, Id de On, Id	ile Mo	de Off, de On, le Off,	Sleep (Out Out		Av	ailabil Yes Yes Yes Yes Yes	ity	
Default		Pov	Statu ver On S SW Re	equence		Det (After I	Fault V MTP pr 8'h9A 8'h9A 8'h9A	rogram)				








6.2.30. Read ID3 (DCh)

DCh						Re	ad ID2	,					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	1	0	1	1	1	0	0	DCh
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X
2 nd Parameter	1	1	1	XX				ID3	[7:0]				Program value
Description	(with U constru The 1st The 2nd The ID	Jser's ag ction sp parame d param	greement ecification eter is du eter is L e progran) and cha	nges e a. ule/driv	ach tim	ne a rev	ision i			•		y supplier erial or
Restriction	None												
Register Availability		No Par	rmal Mo	de On, Id de On, Id de On, Id de On, Id	ile Mo	de Off, de On, le Off,	Sleep (Out Out		Av	ailabil Yes Yes Yes Yes Yes	ity	
Default		Pov	Statu ver On S SW Re HW Re	equence		Det	Fault Va MTP pt 8'h01 8'h01 8'h01	rogram))				







6.3. Description of Level 2 Command

6.3.1. RGB Interface Signal Control (B0h)

B0h					R	GB Interl	face Signa	ıl Con	trol				
	D/	RD	WR	D17-	D7	D6	D5	D4	D3	D2	D1	D0	HE
	CX	X	X	8									X
Command	0	1	1	XX	1	0	1	1	0	0	0	0	B0h
1 st	1	1		VV	0	RCM[RCM[0	VSP	HSP	DP	EP	01
Parameter	1	1		XX	0	1]	0]	0	L	L	L	L	01

Sets the operation status of the display interface. The setting becomes effective as soon as the command is received.

EPL: DE polarity ("0"= High enable for RGB interface, "1"= Low enable for RGB interface)

DPL: DOTCLK polarity set ("0" = data fetched at the rising time, "1" = data fetched at the falling time)

HSPL: HSYNC polarity ("0" = Low level sync clock, "1" = High level sync clock)

VSPL: VSYNC polarity ("0" = Low level sync clock, "1" = High level sync clock)

RCM [1:0]: RGB interface selection (refer to the RGB interface section).

		CM[:0]	RI M	Dl	PI[1	:0]	RGB interface Mode	RGB Mode	Used Pins
	1	0	0	1	1	0	18-bit RGB interface (262K colors)	DE Mode	VSYNC,HSYNC,DE, DOTCLK,D[17:0]
Description	1	0	0	1	0	1	16-bit RGB interface (65K colors)	Valid data is determined by the DE signal	VSYNC,HSYNC,DE, DOTCLK,D[17:13] & D[11:1]
	1	0	1		-		6-bit RGB interface (262K colors)		VSYNC,HSYNC,DE, DOTCLK,D[5:0]
	1	1	0	1	1	0	18-bit RGB interface (262K colors)	SYNC Mode In SYNC mode,	VSYNC,HSYNC,DOT CLK, D[17:0]
	1	1	0	1	0	1	16-bit RGB interface (65K colors)	DE signal is ignored; blanking porch	VSYNC,HSYNC,DOT CLK, D[17:13] & D[11:1]
	1	1	1		-		6-bit RGB interface (262K colors)	is determined by B5h command	VSYNC,HSYNC,DOT CLK, D[5:0]
Restriction									



		Status			Availabili	ty
	Normal Mode On, Idle	Mode Off,	Sleep Out		Yes	
Register	Normal Mode On, Idle	Mode On,	Sleep Out		Yes	
Availability	Partial Mode On, Idle	Mode Off, S	Sleep Out		Yes	
	Partial Mode On, Idle	Mode On, S	leep Out		Yes	
	Sleep	In			Yes	
			D	efault Valu	ie	
	Status	RCM[1: 0]	VSPL	HSPL	DPL	EPL
Default	Power On Sequence	2'b00	1'b0	1'b0	1'b0	1'b1
	SW Reset	2'b00	1'b0	1'b0	1'b0	1'b1
	HW Reset	2'b00	1'b0	1'b0	1'b0	1'b1

HBP	Number of HSYNC of f ont/back
[4:0]	porch
00000	Setting inhibited
00001	Setting inhibited
00010	2
00011	3
00100	4
00101	5
:	:
:	:
11101	30
11110	31
11111	32
HBP	Number of HSYNC of f ont/back
[4:0]	porch
00000	Setting inhibited
00001	Setting inhibited
00010	2
00011	3
00100	4
00101	5
:	:
:	:
11101	30
11110	31



11111	32
HBP	Number of HSYNC of f ont/back
[4:0]	porch
00000	Setting inhibited
00001	Setting inhibited
00010	2
00011	3
00100	4
00101	5
:	:
:	:
11101	30
11110	31
11111	32
HBP	Number of HSYNC of f ont/back
[4:0]	porch
00000	Setting inhibited
00001	Setting inhibited
00010	2
00011	3
00100	4
00101	5
:	:
:	:
11101	30
11110	31
11111	32



6.3.2. Blanking Porch Control (B5h)

B5h					E	Blankin	g Porch	Contro	1				
	D/C	RD	WRX	D17-	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	X	X		8									
Command	0	1	1	XX	1	0	1	1	0	1	0	1	B5h
1 st Parameter	1	1	1	XX				VFP	[7:0]				08
2 nd Parameter	1	1	1	XX	0			V	BP [6:0)]			08
3 rd Parameter	1	1	1	XX	0	0	0		Н	BP [4:0]		14

Note: The Third parameter must write, but it is not valid.

VFP [6:0] / **VBP [6:0]**: The VFP [6:0] and VBP [6:0] bits specify the line number of vertical front and back porch period respectively.

Hom and back	x poten period respectively.		
VFP [6:0]	Number of HSYNC of	VFP [6:0]	Number of HSYNC of
VBP [6:0]	front/back porch	VBP [6:0]	front/back porch
0000000	Setting inhibited	1000000	64
0000001	Setting inhibited	1000001	65
0000010	2	1000010	66
0000011	3	1000011	67
0000100	4	1000100	68
0000101	5	1000101	69
:	:	:	:
:	:	:	:
0111101	61	1111101	125
0111110	62	1111110	109.5
0111111	63	1111111	127

Description

Note: $VFP + VBP \leq 254$ HSYNC signals

HBP [4:0]: HBP [4:0] bits specify the line number of horizontal back porch period respectively.

HBP	Number of HSYNC of f ont/back
[4:0]	porch
00000	Setting inhibited
00001	Setting inhibited
00010	2
00011	3
00100	4
00101	5
:	:
:	:
11101	30
11110	31



		11111		32	2	
Restriction	EXTC	should be high to enab	le this com	mand		
			Status			Availability
		Normal Mode On	, Idle Mode	Off, Sleep Ou	ıt	Yes
Register		Normal Mode On	, Idle Mode	e On, Sleep Ou	ıt	Yes
Availability		Partial Mode On,	t	Yes		
		Partial Mode On,	t	Yes		
				Yes		
		G			Default Value	e
		Statu	S	VFP [6:0]	VBP [6:0]	HBP [4:0]
Default		Power On S	equence	7'h08	7'h08	5'h14
		SW Re	set	7'h08	7'h08	5'h14
	HW Re	set	7'h08	7'h08	08 5'h14	



6.3.3. Display Function Control (B6h)

B6h		Display Function Control												
	D/C	RD	WRX	D17-	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
	X	X		8										
Command	0	1	1	XX	1	0	1	1	0	1	1	0	B6h	
1 st Parameter	1	1	1	XX	0	0	0	0	0	0	0	0	00	
2 nd Parameter	1	1	1	XX	0	GS	SS	0	0	0	0	0	00	

note: the first parameter must write, but it is not valid.

SS: Select the shift direction of outputs from the source driver.

SS	Sourc Output Scan Direction
0	$S1 \rightarrow S360$
1	$S360 \rightarrow S1$

In addition to the shift direction, the settings for both SS and BGR bits are required to change the assignment of R, G, and B dots to the source driver pins.

To assign R, G, B dots to the source driver pins from S1 to S360, set SS = 0.

To assign R, G, B dots to the source driver pins from S360 to S1, set SS = 1.


GS: Sets the direction of scan by the gate driver in the range determined by SCN [4:0] and NL [4:0]. The scan direction determined by GS = 0 can be reversed by setting GS = 1.

GS	Gate Output Scan Direction
0	G1→G240
1	G240→G1

Description

SM: Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for the module





NL [5:0]: Sets the number of lines to drive the LCD at an interval of 8 lines. The GRAM address mapping is not affected

by the number of lines set by NL [5:0]. The number of lines must be the same or more than the number of lines necessary

for the size of the liquid crystal panel.

						LCD Drive
	N	NL	[5:0)]		Line
						Setting
0	0	0	0	0	0	prohibited
0	0	0	0	0	1	16 lines
0	0	0	0	1	0	24 lines
0	0	0	0	1	1	32 lines

						LCD Drive
	N	NL [5:0]		Line
0	1	0	1	0	1	176 lines
0	1	0	1	1	0	184 lines
0	1	0	1	1	1	192 lines
0	1	1	0	0	0	200 lines




GC9A01 Dat	usii c c																		
		0	0	0	1	0	0	40 li	nes		0	1	1	0	0	1	2	08 lines	
		0	0	0	1	0	1	48 li	nes		0	1	1	0	1	0	2	16 lines	
		0	0	0	1	1	0	56 li	nes		0	1	1	0	1	1	2	24 lines	
		0	0	0	1	1	1	64 li	nes		0	1	1	1	0	0	2	232 lines	
		0	0	1	0	0	0	72 li	nes		0	1	1	1	0	1	2	40 lines	
		0	0	1	0	0	1	80 li	nes										
		0	0	1	0	1	0	88 li	nes										
		0	0	1	0	1	1	96 li	nes										
		0	0	1	1	0	0	104 1	ines										
		0	0	1	1	0	1	1121	ines									Setting	
		0	0	1	1	1	0	120 1	ines				Oth	iers				rohibited	
		0	0	1	1	1	1	128 1	ines								pı	iomonea	
		0	1	0	0	0	0	1361	ines										
		0	1	0	0	0	1	144 1	ines										
		0	1	0	0	1	0	152 1	ines										
		0	1	0	0	1	1	160 1	ines										
Restriction	EXTC s	shou	ld b	e h	igh	to	enal	ble this co	ommand										
								Statu	3								Availa	ability	
		N	Vori	nal	Mo	ode	On	, Idle Mo	de Off, S	lee	ep (Out					Y	es	
Register		N	Vori	mal	Mo	ode	On	, Idle Mo	de On, S	lee	ep C	Out					Y	es	
Availability		I	Part	ial	Mo	de	On,	Idle Mod	le Off, S	lee	p C	ut					Y	es	
]	Part	tial	Mo	de	On,	Idle Mod	le On, Sl	ee	рO	ut					Y	es	
								Sleep In									Y	es	
					S	tatı	1S							ault	Va				
Default									-				GS			S		SM	
			P					ience	-				'b0			1'		1'b0	
					HV	V R	eset	t	-			1	'b0)		1't	00	1'b0	



6.3.4. Tearing Effect Control (BAh)

35h	Tearing Effect Width Control D/CV PDV WPV D17 8 D7 D6 D5 D4 D2 D1 D0 HEV													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	0	1	1	1	0	1	0	BAh	
Parameter	1	1	1	XX	te_pol			te_v	width[6	5:0]			00	
	te_pol i	is used t	o adjust	the Teari	ng Effect	outpu	t signal	pulse	polarity	у.				
	te_pol	l					Tearin	g Effe	et polar	ity				
	0						Positiv	ve puls	e					
	1						negati	ve puls	e					
	te_widt	h[6:0] i	s used to	adjust tl	ne Tearing	g Effec	ct outpu	ıt signa	l pulse	width	with d	isplay	lines	
	in unit								_					
	te_wie	dth[6:0]			Tearing		width(display						
					line time	-								
	0				1line tin									
Description	1				2line tin	ne								
					•••									
	N				N+1 line	time								
	•••				•••									
	7f				128 line	time								
Restriction		n't care		effect wh	en Tearin	g Effe	ct outpi	ıt is alr	eady O)N				
					Status				A	vailabi	lity			
					e Mode C		_	-		Yes				
Register					e Mode (Yes				
Availability					Mode O		-			Yes				
		Part	ial Mode		Mode C	n, Sle	ep Out			Yes				
	Sleep In Yes													
			Status	S			D	efault	Value					
.		Pow	er On Se	equence				0x0	0					
Default			SW Res	set				0x0	0					
			HW Re	set				0x0	<u></u>					
1			11 // 110	500				UAU	U			1		







6.3.5. Interface Control (F6h)

F6h						Inter	face (ontro	1					
TOIL	Interface Control													
Command	0	1	W KA	XX	1	1	1	1	0	1	1	0	F6h	
1 st Parameter	1	1	1	XX	1	1	0	0	DM [1		RM	RIM	CO	
1 Tarameter		:0]: Sele				KIIVI	Co							
	ון זאנע	. 0]. Sele	DM		M[0]	II IIIOC		lav ∩ı	peration M	Mode				
			0		0			, ,	ock opera					
			0		1				erface Mo					
			1		0				nterface M					
			1		1				g disabled					
	RM: S	elect the			-	GRA		Setting	5 disdored	•				
		I to "1"						GB ir	nterface.					
				RM	1 3				M Access					
Description		0 System interface/VSYNC interface												
	1 RGB interface													
	RIM: Specify the RGB interface mode when the RGB interface is used. These bits should												ld be	
		-												
	set before display operation through the RGB interface and should not be set du RIM COLMOD [6:4] RGB Interface Mode													
			11	0 (262I	ζ.									
		0		color)		18	- bit F	RGB i	nterface (1	1 trans	sfer/pix	kel)		
			101	(65K co	lor)	16	- bit F	RGB i	nterface (1	1 trans	sfer/pix	kel)		
		1	(26	2K colo	or)	6-	- bit R	.GB in	terface (3	trans	fer/pix	el)		
Restriction	EXTC	should b	e high to	o enable	this c	omma	nd							
						Statu	s			P	Availab	oility		
			Norma	l Mode	On, Id	le Mo	de Off	f, Slee	p Out		Yes	s		
Register			Norma	1 Mode	On, Id	le Mo	de On	, Slee	p Out		Yes	S		
Availability			Partial	Mode (On, Idl	e Mod	le Off	, Slee _l	Out		Yes	S		
			Partial	Mode (On, Idl	e Moo	de On,	, Sleep	Out		Yes	S		
					Sle	ep In					Yes	S		
													_	
			Status						efault Val					
Default					-	DT[1:			[1:0]	RM		RIM		
Domain			On Seq			2'b00			b00	1'b0 1'b0				
		S	W Rese	t		2'b00		2'	b00	1'b(0	1'b0		
	HW Reset 2'b00 2'b00 1'b0 1'b0										0			



6.4. Description of Level 3 Command

6.4.1. Frame Rate (E8h)

E8h	Frame Rate												
	D/C	RD	WR	D17-	D7	D	D	D	D	D	D	D0	HEX
	X	X	X	8		6	5	4	3	2	1		
Command	0	1	\uparrow	XX	1	1	1	0	1	0	0	0	E8h
1 st Parameter	1	1	↑	XX	0	di	nv[2:	0]	0	1	0	0	0x14
Descriptio n				play inve DINV[2:0 0 1 2 3									
Restriction	Inter_	comm	and snot	ıld be set	nigh to	enabie	tnis	comr	nana				
					Statu	S				Avai	labili	ty	
Register		N	Normal N	Iode On,	ıt		Yes						
Availabilit		N	Normal N	Mode On	, Idle Mo	de Oı	ı, Sle	ep Oı	ıt	`	Yes		
у		I	Partial M	Iode On,	Idle Mod	de Of	f, Slee	ep Ou	t	`	Yes		
			Partial M	Iode On,	Idle Mo	de On	, Slee	p Ou	t		Yes		
					Sleep In					•	Yes		



	Status	Default Value
	Status	DINV[3:0]
Default	Power On	4'h1
	Sequence	4 111
	SW Reset	4'h1
	HW Reset	4'h1



6.4.2. SPI 2DATA control(E9h)

E9h	SPI 2DATA control													
	D/C	RD	WRX	D17-	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
	X	X		8										
Command	0	1	1	XX	1	1	1	0	1	0	0	1	E9h	
1 st	1	1	↑	XX	X	X	X	X	2data_e	2da	ta_md	t[2:0]	00	
Parameter			1	1					n					
	2DAT	A_EN:	Set 2_dat	a_line n	node ir	ı 3-wi	e/4-wi	re SPI	[.					
	2DAT	2DATA_MDT[2:0] Set pixel data format in 2_data_line mode.												
			2Γ	DATA_M	1DT[2	2:0]		J	Data Form	at				
Description		000 65K color 1pixle/transition												
•		001 262K color 1pixle/transition												
	010 262K color 2/3pixle/										on			
		100 4M color 1pixle/transition												
				11	0		4M co	olor 2/	3pixle/tran	sition				
Restriction	Inter c	omman	d should	be set hi	gh to e	enable	this co	mmar	ıd					
					Ş	Status				Ava	ilabilit	y		
Register			Normal	Mode C	n, Idle	e Mod	e Off,	Sleep	Out	,	Yes			
Availability			Normal	Mode (On, Idl	e Mod	e On, S	Sleep (Out	,	Yes			
11 variating				Mode O						•	Yes			
			Partial	Mode O			On, S	Sleep C	Out		Yes			
					Slee	p In					Yes			
	_													
	Status Default Value													
Default						2D	ATA_I	EN	21		_MD7	[2:0]		
Detaun			er On Seq	•			1'b0			3	'b000			
	SW Reset 1'b0 3'b000													
			HW Rese	et			1'b0			3	'b000			



6.4.3. Power Control 1 (C1h)

C1h		Power Control 1												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	0 1 ↑ XX 1 1 0 0 0 0 0										1	C1h	
1 st Parameter	1	1	1	XX	X	X	X	X	0	0	vcire	0	00	
Description	vcire: S	vcire: Select the external reference voltage VDDB or internal reference voltage VDDBR. vcire =0												
Restriction	Inter_c	omman	d should	be set his	gh to en	able tl	his cor	nman	1					
				Status					ult Val	ue				
Default			Pow	er On Se	quence			-	l'b0					
				SW Res	et			-	l'b0					
		HW Reset 1'b0												
						•								



6.4.4. Power Control 2 (C3h)

C3h					F	ower (Control	12					
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	X	X											
Command	0	1	1	XX	1	1	0	0	0	0	1	1	C3h
1 st Parameter	1	1	↑	XX	X			vreg1	_vbp_	d[6:0]			3C
	referen	nce leve	l for the g	lue to outpgrayscale vd)*0.02+4	voltage							ich is a	
		vreg	1_vbp_d	[6:0]			EG1A/	V		VI	REG1I	3/V	
			7'h00				4.8				0.3		
Description													
	_		N			(N+40))*0.02	.+4		N;	*0.02+	0.3	
			7'h55				6.5				2.0		
			7'h56				erved				eserve	d	
	<u> </u>					103				1	CSCI VC	u	
			7'h7F			res	served			1	eserve	d	
Restriction	Inter_c	commar	nd should	be set hig	h to en	able th	is com	mand					
					Cto	4ma				A ****	1.h:1:4:	,	
			Normal	Mode On	Sta		off Sle	en Out			lability Yes	/	
Register				Mode On							Yes		
Availability				Mode On,							Yes		
				Mode On				-			Yes		
					Sleep 1	[n					Yes		
				Stat	tus			Defaul					
							vr	reg1_vl	_	:0]			
Default			F	Power On		ce			13c				
				SW F					13c				
				HW F	Keset			7h	13c				



6.4.5. Power Control 3 (C4h)

C4h					P	ower (Control	13					
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	X	X											
Command	0	1	1	XX	1	1	0	0	0	1	0	0	C4h
1 st Parameter	1	1	↑	XX	X			vreg1	_vbn_	d[6:0]			3C
	the gra	ayscale G2A=(v	voltage le	lue to outpevel(Table a)*0.02-3.	is valio				el, whic	ch is a	referen	ce leve	l for
		vreg	1_vbn_d	[6:0]		VRE	G2A/	V		VI	REG2I	3/V	
		7'h00 -4.2 0.3											
Description			•••										
			N			N*0	.02-4.2	2		N:	*0.02+	0.3	
	_		711.55								2.0		
			7'h55 7'h56				-2.5 served				2.0 reserve	d	
						168				<u>'</u>		u	
			7'h7F			res	served			1	eserve	d	
Restriction	Inter_	commar	nd should	be set hig	h to en	able th	is com	mand					
					Sta	tus				Avai	lability	y	
Dagistan			Normal	Mode On	, Idle N	Iode C	off, Sle	ep Out		•	Yes		
Register Availability			Normal	Mode Or	ı, Idle N	Aode C	n, Sle	ep Out		•	Yes		
Tivanaomity				Mode On							Yes		
			Partial	Mode On			n, Slee	p Out			Yes		
					Sleep 1	ln					Yes		
								Defaul	t Value	e			
				Sta	tus			eg1_vl					
Default			F	Power On	Sequen	ce			n3C				
				SW F	Reset			7'1	n3C				
				HW I	Reset			7'1	n3C				



6.4.6. Power Control 4 (C9h)

C9h					P	ower (Control	14					
	D/C X	RD X	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	0	1	0	0	1	C9h
1 st Parameter	1	1	1	XX	X	X			vrh	[5:0]		•	28
	the gr	ayscale G1A=(v	voltage le rh+vbp_c bn_d-vrl vrh[5:0]	lue to outpevel. (Tabled)*0.02+4 a)*0.02-3.	e is val	vRE	n vbp_ CG1A/	d=0x3		vbn_d=	=0x3C ₂)	l for
Description			6'h00				5.2				-2.2		
			N			(N+60)*0.02	+4		(100-	-N)*0.0	02-4.2	
	_												
			6'h28				6				-3		
			6'h3F			(5.46				-3.46		
Restriction	Inter_	commar	nd should	be set hig	h to en	able th	is com	mand					
					Sta					Avai	ilability	y	
Register				Mode On	-			-			Yes		
Availability				Mode On,							Yes Yes		
				Mode On							Yes		
					Sleep 1	[n	•			•	Yes		
				Stat	tus				t Value [5:0]	e			
Default			I	Power On	Sequen	ce			h28				
				SW F	Reset			6'	h28				
				HW F	Reset			6'	h28				



6.4.7. Power Control 7(A7h)

A7h					Pow	ver C	ontrol 7	7					
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	X	X											
Command	0	1	1	XX	1	0	1	0	0	1	1	1	A7h
1 st Parameter	1	1	1	XX	0	1	0	0		vdd_	ad[3:0)]	48
	vdd_a	d: Set t	he voltag	e level val	ue to outp	ut th	e DVD	D leve	el,				
			vdd	_ad[3:0]	DVDD((V	vdd_a	d[3:0]] D	VDD(V)		
)								
				4'h00	1.483		4'h	108		1.994			
				4'h01	1.545		4'h	09		2.109			
Description				4'h02	1.590		4'h			2.193			
				4'h03	1.638		4'h			2.286			
				4'h04	1.714		4'h			2.385			
				4'h05	1.279			0d		1.713			
			4'h06	1.859		4'h			1.713				
				4'h07	1.925		4'h	10f		1.713			
Restriction	Inter_c	ommar	nd should	be set hig	h to enabl	e this	s comm	and					
					Status	,				Ava	ilabilit	ty	
			Normal	Mode On	, Idle Mod	le Of	f, Sleep	Out		,	Yes		
Register				Mode On							Yes		
Availability				Mode On,							Yes		
			Partial	Mode On		le On	, Sleep	Out			Yes		
					Sleep In						Yes		
				Status			D	efault	Value)			
							1	/dd_ac					
Default			Po	wer On Se				4'b					
				SW Res				4'b					
				HW Res	set			4'b	48				
	11W Reset T 010												



6.4.8. Inter Register Enable1(FEh)

FEh	Inter register enable 1												
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	X	X											
Command	0	1	1	XX	1	1	1	1	1	1	1	0	FEh
Parameter						No Pa	ramete	r		•	•		
Description	This command is used for Inter_command controlling. To set Inter_command high ,you should write Inter register enable 1 (FEh) and Inter register enable 2 (EFh) continuously. Once Inter_command is set high, only hardware or software reset can turn it to low. Inter_command is low write command Inter register enable 1 (FEh) write command Inter register enable 2 (EFh) Inter_command is high Sequential transfer												rister
Restriction													
					Sta						lability	/	
				Mode On				-	-		Yes		
Register				Mode On							Yes		
Availability				Mode On,							Yes		
			Partial	Mode On			n, Slee	p Out			Yes		
					Sleep l	n				•	Yes		
Default	Sleep In Yes												



6.4.9. Inter Register Enable2(EFh)

EFh		Inter register enable 2											
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	X	X											
Command	0	1	1	XX	1	1	1	0	1	1	1	1	EFh
Parameter						No Pa	ramete	r					
Description	This command is used for Inter_command controlling. To set Inter_command high ,you should write Inter register enable 1 (FEh) and Inter register enable 2 (EFh) continuously. Once Inter_command is set high, only hardware or software reset can turn it to low. Inter_command is low write command Inter register enable 1 (FEh) write command Inter register enable 2 (EFh) Inter_command is high Sequential transfer												zister
Restriction													
					Sta						ilability	У	
D. C.				Mode On					1		Yes		
Register				Mode Or					-		Yes	\dashv	
Availability	y Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes												
							, , , , , ,	1					
Default	Sleep In Yes												



6.4.10. SET_GAMMA1 (F0h)

F0h					SI	ET_GA	MMA	.1					
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HE
	X	X											X
Command	0	1	↑	XX	1	1	1	1	0	0	0	0	F0h
1 st Parameter	1	1	↑	XX	dig2g ig2j0 0	_n[1:		dig	2gam_	vr1_n[5:0]		80
2 nd Parameter	1	1	1	XX	dig2g ig2j1_ 0	_n[1:		dig	2gam_	vr2_n[5:0]		03
3 st Parameter	1	1	↑	XX					dig2ga	m_vr4	_n[4:0]]	08
4 nd Parameter	1	1	↑	XX					dig2ga	m_vr6	_n[4:0]]	06
5 st Parameter	1	1	↑	XX	dig2	2gam_	vr0_n[3	3:0]	dig	2gam_v	/r13_n	[3:0]	05
6 nd Parameter	1	1	↑	XX			dig2gam_vr20_n[6:0] 2B						2B
Description	dig2ga dig2ga dig2ga dig2ga dig2ga dig2ga dig2ga dig2ga	dig2gam_vr20_n[6:0] 2B lig2gam_dig2j0_n[1:0]: γ gradient adjustment register for negative polarity lig2gam_vr0_n[3:0]: γ gradient adjustment register for negative polarity lig2gam_vr0_n[3:0]: γ gradient adjustment register for negative polarity lig2gam_vr1_n[5:0]: γ gradient adjustment register for negative polarity lig2gam_vr2_n[5:0]: γ gradient adjustment register for negative polarity lig2gam_vr4_n[4:0]: γ gradient adjustment register for negative polarity lig2gam_vr6_n[4:0]: γ gradient adjustment register for negative polarity lig2gam_vr13_n[3:0]: γ gradient adjustment register for negative polarity											
Restriction	Inter_c	omman	d should	be set high	h to ena	ble thi	s comn	nand					
Register Availability			Status Normal Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes										



				Default	Value		
	Status	dig2gam_d ig2j0_n[1: 0]	dig2gam_ dig2j1_n[1:0]	dig2gam_ vr0_n[3:0]	dig2gam_ vr1_n[5:0]	dig2gam_ vr2_n[5:0]	dig2gam_ vr4_n[4:0]
Default	Power On Sequence	2'h02	2'h00	4'h00	6'h00	6'h03	5'h08
	SW Reset	2'h02	2'h00	4'h00	6'h00	6'h03	5'h08
	HW Reset	2'h02	2'h00	4'h00	6'h00	6'h03	5'h08
				Default	Value		
I			dia Jaam	1' 0			
	Status	dig2gam_v r6_n[4:0]	dig2gam_ vr13_n[3: 0]	dig2gam_ vr20_n[6: 0]			
Default	Status Power On Sequence		vr13_n[3:	vr20_n[6:			
Default	Power On	r6_n[4:0]	vr13_n[3: 0]	vr20_n[6: 0]			



6.4.11. SET_GAMMA2 (F1h)

F1h					SI	ET_GA	MMA	2					
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HE
	X	X											X
Command	0	1	↑	XX	1	1	1	1	0	0	0	1	F1h
1 st Parameter	1	1	↑	XX			(dig2ga	m_vr43	3_n[6:0)]		41
2 nd Parameter	1	1	↑	XX	dig2g	am_vr2 2:0]	27_n[dig2ga	m_vr57	7_n[4:0]	97
3 st Parameter	1	1	↑	XX	dig2g	am_vr. 2:0]	36_n[dig2ga	m_vr59	_n[4:0]	98
4 nd Parameter	1	1	1	XX				dig	2gam_v	/r61_n	[5:0]		13
5 st Parameter	1	1	↑	XX				dig	2gam_v	/r62_n	[5:0]		17
6 nd Parameter	1	1	↑	XX	dig2	gam_v	r50_n[[3:0]	dig2gam_vr63_n[3:0] CD				
Description	dig2ga dig2ga dig2ga dig2ga dig2ga dig2ga dig2ga	lig2gam_vr43_p[6:0]: γ gradient adjustment register for negative polarity lig2gam_vr57_p[2:0]: γ gradient adjustment register for negative polarity lig2gam_vr57_p[4:0]: γ gradient adjustment register for negative polarity lig2gam_vr59_p[4:0]: γ gradient adjustment register for negative polarity lig2gam_vr36_p[2:0]: γ gradient adjustment register for negative polarity lig2gam_vr61_p[5:0]: γ gradient adjustment register for negative polarity lig2gam_vr62_p[5:0]: γ gradient adjustment register for negative polarity lig2gam_vr50_p[3:0]: γ gradient adjustment register for negative polarity lig2gam_vr63_p[3:0]: γ gradient adjustment register for negative polarity											
Restriction	Inter_c	omman	d should	be set high	n to ena	ble thi	s comn	nand					
Register Availability		Status Availability											



				Default	Value		
	Status	dig2gam_v r43_p[6:0]	dig2gam_ vr27_p[2: 0]	dig2gam_ vr57_p[4: 0]	dig2gam_ vr59_p[4: 0]	dig2gam_ vr36_p[2: 0]	dig2gam_ vr61_p[5: 0]
Default	Power On Sequence	7'h41	3'h04	5'h17	5'h18	3'h04	6'h13
	SW Reset	7'h41	3'h04	5'h17	5'h18	3'h04	6'h13
	HW Reset	7'h41	3'h04	5'h17	5'h18	3'h04	6'h13
				Default	Value		
	Status	dig2gam_v r62_p[5:0]	dig2gam_ vr50_p[3: 0]	dig2gam_ vr63_p[3: 0]			
Default	Power On Sequence	6'h17	4'h0C	4'h0D			
	SW Reset	6'h17	4'h0C	4'h0D			
	HW Reset	6'h17	4'h0C	4'h0D			



6.4.12. SET_GAMMA3 (**F2h**)

				31	I_GA	MMA	.3								
D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HE			
X	X											X			
0	1	↑	XX	1	1	1	1	0	0	1	0	F2h			
1	1	↑	XX	ig2j0	_p[1:		dig	2gam_	vr1_p[5:0]		40			
1	1	1	XX	ig2j1	_p[1:		dig	2gam_	vr2_p[5:0]		03			
1	1	↑	XX					dig2ga	ım_vr4	_p[4:0]]	08			
1	1	↑	XX					dig2ga	ım_vr6	_p[4:0]	l	0B			
1	1	↑	XX	dig2	gam_v	/r0_p[3	3:0]	dig2	2gam_v	/r13_p[[3:0]	08			
1	1	↑	XX				1:-2	2(vr20 p[6:0] 2E						
1						(ngzga:	m_vr20	r20_p[6:0] 2E						
dig2ga dig2ga dig2ga dig2ga dig2ga dig2ga dig2ga	dig2gam_dig2j0_p[1:0]: γ gradient adjustment register for positive polarity dig2gam_dig2j1_p[1:0]: γ gradient adjustment register for positive polarity dig2gam_vr1_p[5:0]: γ gradient adjustment register for positive polarity dig2gam_vr2_p[5:0]: γ gradient adjustment register for positive polarity dig2gam_vr4_p[4:0]: γ gradient adjustment register for positive polarity dig2gam_vr6_p[4:0]: γ gradient adjustment register for positive polarity dig2gam_vr0_p[3:0]: γ gradient adjustment register for positive polarity dig2gam_vr13_p[3:0]: γ gradient adjustment register for positive polarity														
Inter_c	omman	d should	be set high	n to ena	ble this	s comn	nand								
	Inter_command should be set high to enable this command Status Availability Normal Mode On, Idle M de Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes														
	1 1 1 1 1 dig2ga	0 1 1 1 1 1 1 1 1 1 1 1 1 1 dig2gam_dig2 dig2gam_dig2 dig2gam_vr1 dig2gam_vr2 dig2gam_vr4 dig2gam_vr6 dig2gam_vr0 dig2gam_vr0 dig2gam_vr20 dig2gam_vr20	0 1 ↑ 1 1 ↑ 1 1 ↑ 1 1 ↑ 1 1 ↑ 1 1 ↑ 1 1 ↑ 1 1 ↑ 1 1 ↑ dig2gam_dig2j0_p[1:0] dig2gam_dig2j1_p[1:0] dig2gam_vr1_p[5:0]: γ dig2gam_vr2_p[5:0]: γ dig2gam_vr4_p[4:0]: γ dig2gam_vr6_p[4:0]: γ dig2gam_vr0_p[3:0]: γ dig2gam_vr0_p[3:0]: γ dig2gam_vr13_p[3:0]: γ dig2gam_vr20_p[6:0]: γ Inter_command should Normal Normal Partial 1	1 1 ↑ XX dig2gam_dig2j0_p[1:0]: γ gradier dig2gam_dig2j1_p[1:0]: γ gradier dig2gam_vr1_p[5:0]: γ gradient a dig2gam_vr2_p[5:0]: γ gradient a dig2gam_vr4_p[4:0]: γ gradient a dig2gam_vr0_p[3:0]: γ gradient a dig2gam_vr0_p[3:0]: γ gradient a dig2gam_vr0_p[3:0]: γ gradient a dig2gam_vr0_p[6:0]: γ gradient a dig2gam_vr0_p[6:0]: γ gradient a dig2gam_vr13_p[3:0]: γ grad	1 1 ↑ XX 1 dig2g: 1 1 ↑ XX ig2j0 dig2g: 1 1 ↑ XX ig2j1 0 1 1 ↑ XX ig2j1 0 1 1 ↑ XX dig2 2 gradient adjustment adjustment dig2gam_vr1_p[5:0]: γ gradient adjustment dig2gam_vr2_p[6:0]: γ gradient adjustment dig2gam_vr13_p[3:0]: γ gradient adjustment dig2gam_vr13_p[3:0]: γ gradient adjustment dig2gam_vr20_p[6:0]: γ gradient adjustment dig2gam_vr20_p[6:0]: γ gradient adjustment dig2gam_vr1 dig2gam_vr2 dig2gam_vr1 dig2gam_vr2 dig2gam_vr1 dig	0 1 ↑ XX 1 1 1 1 ↑ XX ig2j0_p[1: 0] 1 1 ↑ XX ig2j1_p[1: 0] 1 1 ↑ XX ig2gam_v 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0 1 ↑ XX 1 1 1 1 1	0 1 ↑ XX 1 1 1 1 1 1	1 1 ↑ XX 1 1 1 1 0 1	0 1 ↑ XX 1 1 1 1 1 0 0 1 1 ↑ XX ig2j0_p[1: dig2gam_vr1_p[0] 1 1 ↑ XX ig2j1_p[1: dig2gam_vr2_p[1] 1 1 ↑ XX ig2j1_p[1: dig2gam_vr2_p[1] 1 1 ↑ XX ig2j1_p[1: dig2gam_vr2_p[1] 1 1 ↑ XX dig2gam_vr0_p[3:0] dig2gam_vr6 1 1 ↑ XX dig2gam_vr0_p[3:0] dig2gam_vr6 1 1 ↑ XX dig2gam_vr0_p[3:0] dig2gam_vr6 1 1 ↑ XX dig2gam_vr0_p[3:0] dig2gam_vr20_p[6:0] dig2gam_dig2j0_p[1:0]: γ gradient adjustment register for positive polarity dig2gam_vr1_p[5:0]: γ gradient adjustment register for positive polarity dig2gam_vr2_p[5:0]: γ gradient adjustment register for positive polarity dig2gam_vr4_p[4:0]: γ gradient adjustment register for positive polarity dig2gam_vr4_p[4:0]: γ gradient adjustment register for positive polarity dig2gam_vr0_p[3:0]: γ gradient adjustment register for positive polarity dig2gam_vr13_p[3:0]: γ gradient adjustment register for positive polarity dig2gam_vr20_p[6:0]: γ gradient adjustment register for positive polarity dig2gam_vr20_p[6:0]: γ gradient adjustment register for positive polarity dig2gam_vr20_p[6:0]: γ gradient adjustment register for positive polarity dig2gam_vr10_p[6:0]: γ gradient adjustment register for positive polarity dig2gam_vr20_p[6:0]: γ gradient adjustment register for positive polarity dig2gam_vr10_p[6:0]: γ gradient adjustment register for positive polarit	0 1 ↑ XX 1 1 1 1 1 0 0 1 1 1 ↑ XX ig2j0_p[1: dig2gam_vr1_p[5:0] 1 1 ↑ XX ig2j1_p[1: dig2gam_vr2_p[5:0] 1 1 ↑ XX ig2j1_p[1: dig2gam_vr2_p[5:0] 1 1 ↑ XX dig2gam_d dig2gam_vr2_p[5:0] 1 1 ↑ XX dig2gam_vr0_p[3:0] dig2gam_vr4_p[4:0] 1 1 ↑ XX dig2gam_vr0_p[3:0] dig2gam_vr13_p[4:0] 1 1 ↑ XX dig2gam_vr0_p[3:0] dig2gam_vr13_p[4:0]: γ gradient adjustment register for positive polarity dig2gam_vr1_p[5:0]: γ gradient adjustment register for positive polarity dig2gam_vr2_p[5:0]: γ gradient adjustment register for positive polarity dig2gam_vr4_p[4:0]: γ gradient adjustment register for positive polarity dig2gam_vr0_p[3:0]: γ gradient adjustment register for positive polarity dig2gam_vr0_p[3:0]: γ gradient adjustment register for positive polarity dig2gam_vr13_p[3:0]: γ gradient adjustment register for positive polarity dig2gam_vr10_p[6:0]: γ gradient adjustment register for positive polarity dig2gam_vr10_p[6:0]: γ gradient adjustment register for positive polarity dig2gam_vr20_p[6:0]: γ gradient adjustment register for positive polarity dig2gam_vr20_p[6:0]: γ gradient adjustment register for positive polarity dig2gam_vr13_p[3:0]: γ gradient adjustment register for positive polarity dig2gam_vr10_p[6:0]: γ gradient adjustm	1			



				Default	Value		
		dig2gam_d	dig2gam_	dig2gam_	dig2gam_	dig2gam_	dig2gam_
	Status	ig2j0_p[1:	dig2j1_p[vr1_p[5:0]	vr2_p[5:0]	vr4_p[4:0]	vr6_p[4:0]
Default		0]	1:0]				
Deraun	Power On	2'h01	22500	6'h00	6'h03	521.00	521.0D
	Sequence	2 no i	2'h00	6 H00	0 1103	5'h08	5'h0B
	SW Reset	2'h01	2'h00	6'h00	6'h03	5'h08	5'h0B
	HW	221-01	22500	62h00	62h02	521.00	521.0D
	Reset	2'h01	2'h00	6'h00	6'h03	5'h08	5'h0B
				Default	Value		
	Status	dig2gam_v r0_p[3:0]	dig2gam_ vr13_p[3: 0]	dig2gam_ vr20_p[6: 0]			
Default	Power On Sequence	4'h00	4'h08	7'h2E			
	SW Reset	4'h00	4'h08	7'h2E			
	HW Reset	4'h00	4'h08	7'h2E			



6.4.13. SET_GAMMA4 (**F3h**)

F3h		SET_GAMMA4											
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HE
	X	X											X
Command	0	1	1	XX	1	1	1	1	0	0	1	1	F3h
1 st Parameter	1	1	1	XX			(dig2ga	m_vr43	3_p[6:0)]		3F
2 nd Parameter	1	1	1	XX	dig2g	am_vr2 2:0]	27_p[(dig2gaı	n_vr57	7_p[4:0]	98
3 st Parameter	1	1	↑	XX	dig2g	am_vr. 2:0]	36_p[(dig2gaı	n_vr59)_p[4:0]	B4
4 nd Parameter	1	1	1	XX				dig2	2gam_v	/r61_p	[5:0]		14
5 st Parameter	1	1	1	XX				dig2	2gam_v	/r62_p	[5:0]		18
6 nd Parameter	1	1	1	XX	dig2	gam_v	r50_p[[3:0]	dig2	2gam_v	vr63_p	[3:0]	CD
Description	dig2ga dig2ga dig2ga dig2ga dig2ga dig2ga dig2ga dig2ga	m_vr27 m_vr57 m_vr36 m_vr59 m_vr61 m_vr62 m_vr62 m_vr50	a_vr43_p[6:0]: γ gradient adjustment register for positive polarity a_vr27_p[2:0]: γ gradient adjustment register for positive polarity a_vr57_p[4:0]: γ gradient adjustment register for positive polarity a_vr36_p[2:0]: γ gradient adjustment register for positive polarity a_vr59_p[4:0]: γ gradient adjustment register for positive polarity a_vr61_p[5:0]: γ gradient adjustment register for positive polarity a_vr62_p[5:0]: γ gradient adjustment register for positive polarity a_vr50_p[3:0]: γ gradient adjustment register for positive polarity a_vr63_p[3:0]: γ gradient adjustment register for positive polarity										
Restriction	Inter_c	omman	d should	be set high	h to ena	ble thi	s comn	nand					
Register Availability			Status Avail bility Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes					7					



				Default	t Value			
D.C. I	Status	dig2gam_v r43_p[6:0]	dig2gam_ vr27_p[2: 0]	dig2gam_ vr57_p[4: 0]	dig2gam_ vr36_p[2: 0]	dig2gam_ vr59_p[4: 0]	dig2gam_ vr61_p[5: 0]	
Default	Power On Sequence	7'h3F	3'h04	5'h18	3'h05	5'h14	6'h14	
	SW Reset	7'h3F	3'h04	5'h18	3'h05	5'h14	6'h14	
	HW Reset	7'h3F	3'h04	5'h18	3'h05	5'h14	6'h14	
		Default Value						
	Status	dig2gam_v r62_p[5:0]	dig2gam_ vr50_p[3: 0]	dig2gam_ vr63_p[3: 0]				
Default	Power On Sequence	6'h18	4'h0C	4'h0D				
	SW Reset	6'h18	4'h0C	4'h0D				
	HW Reset	6'h18	4'h0C	4'h0D				



7. Electrical Characteristics

7.1. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When GC9A01 is used out of the absolute maximum ratings, GC9A01 may be permanently damaged. To use GC9A01 within the following electrical characteristics limitation is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, GC9A01 will malfunction and cause poor reliability.

Table43.

Item	Symbol	Unit	Value	
Supply voltage	VDDB	V	-0.3~+4.6	
Supply voltage(Logic)	VDDI	V	-0.3~+4.6	
Supply voltage(Digital)	DVDD	V	-0.3~+2.0	
Driver supply voltage	VGH-VGL	V	-0.3~+27.0	
Logic input voltage range	VIN	V	-0.3~VDDI+0.3	
Logic output voltage range	VO	V	-0.3~VDDI+0.3	
Operation temperature	Topr	$^{\circ}$	-40~+80	
Storage temperature	Tstg	$^{\circ}$	-40~+80	

Note: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.



7.2. DC Characteristics

General DC Characteristics

Table44.

Item	Symbol	Unit	Condition	Min.	Typ.	Max.	Note
		Power	and Operation Vo	ltage			
Analog Operating Voltage	VDDB	V	Operating voltage	2.5	2.8	3.3	Note2
Logic Operating Voltage	VDDI	V	I/O supply voltage	1.65	2.8	3.3	Note2
Digital Operating voltage	DVDD	V	Digital supply voltage	-	1.5	-	Note2
Gate Driver High Voltage	VGH	V	-	8.0	-	12.0	Note3
Gate Driver Low Voltage	VGL	V	-	-11.0	-	-7.0	Note3
			Input and Output				
Logic High Level Input Voltage	VIH	V	-	0.7*V DDI	-	VDDI	Note1,2,3
Logic Low Level Input Voltage	VIL	V	-	VSSB	-	0.3*VD DI	Note1,2,3
Logic High Level Output Voltage	VOH	V	IOL=-1.0mA	0.8*V DDI	-	VDDI	Note1,2,3
Logic Low Level Output Voltage	VOL	V	IOL=1.0mA	VSSB	-	0.2*VD DI	Note1,2,3
Logic High Level Input Current	IIH	uA	-	-	-	1	Note1,2,3
Logic Low Level Input Current	IIL	uA	-	-1	-	-	Note1,2,3
Logic Input Leakage Current	ILEA	uA	VIN=VDDI or VSSB	-0.1	-	+0.1	Note1,2,3
			Source Driver	,			
Positive Source Output Range	Vsout	V	-	VREG 1B	-	VREG 1A	
Negative Source Output Range	Vsout	V	-	VREG 2A	-	VREG 2B	

Note 1: VDDI=1.65 to 3.3V, VDDB=2.5 to 3.3V, AGND=VSS=0V, Ta=-30 to 70 (to +85 no damage) $^{\circ}\mathbb{C}$

Note2: Please supply digital VDDI voltage equal or less than analog VDDB voltage.

Note3: CSX, RDX, WRX, D[17:0], D/CX, RESX, TE, DOTCLK, VSYNC, HSYNC, DE, SDA, SCL, IM3, IM2, IM1,IM0, and Test pins.



7.3. AC Characteristics

7.3.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I)

Figure90.




Table45


Table45.				ma	Uni	
Signal	Symbol	Parameter	min	x	t	Description
DCX	tast	Address setup time	0	-	ns	
DCX	taht	Address hold time(Write/Read)	0	-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time(Write)	15	-	ns	
CSX	tres	Chip Select setup time(Read ID)	45	-	ns	
	trcsfm	Chip Select setup time(Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)		-	ns	
	twc	Write Cycle	66	-	ns	
WRX	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
DDW/EM	trcfm	Read Cycle (FM)	380	-	ns	
RDX(FM	trdhfm	Read Control H duration(FM)	180	-	ns	
)	trdlfm	Read Control L duration(FM)	200	-	ns	
	trc	Read Cycle (ID)	160	-	ns	
RDX(ID)	trdh	Read Control H pulse duration	90	-	ns	
	trdl	Read Control L pulse duration	70	-	ns	
D[17:0],	tdst	Write data setup time	10	-	ns	For maximum
D[15:0],	tdht	Write data hold time	10	_	ns	CL=30pF



D[8:0],	trat	Read access time	ı	40	ns	For minimum
D[7:0]	tratfm	Read access time	-	340	ns	CL=8pF
	trod	Read output disable time	20	80	ns	


Note: Ta = -30 to 70 °C, VDDI = 1.65V to 3.3V, VDDB = 2.5V to 3.3V, VSS = 0V

Figure91.




CSX timings:

Figure 92.



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals. Write to read or read to write timings:

Figure 92.



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.



7.3.2. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- $\rm II$)

Figure93.





Table46.

Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
DCA	taht	Address hold time(Write/Read)	0	-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time(Write)	15	-	ns	
CSX	tres	Chip Select setup time(Read ID)	45	-	ns	
	tresfm	Chip Select setup time(Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write Cycle	66	-	ns	
WRX	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
DDV/EM	trcfm	Read Cycle (FM)	380	-	ns	
RDX(FM	trdhfm	Read Control H duration(FM)	180	-	ns	
,	trdlfm	Read Control L duration(FM)	200	-	ns	
	trc	Read Cycle (ID)	160	-	ns	
RDX(ID)	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	70	-	ns	
D[17:0],	tdst	Write data setup time	10	-	ns	
D[17:10]	tdht	Write data hold time	10	-	ns	For maximum
&D[8:1],	trat	Read access time	-	40	ns	CL=30pF For
D[17:10]	tratfm	Read access time	-	340	ns	minimum CL=8pF
,D[17:9]	trod	Read output disable time	20	80	ns	

Note: Ta = -30 to 70 °C, VDDI = 1.65V to 3.3V, VDDB = 2.5V to 3.3V, VSS = 0V.




Figure94.




CSX timings:

Figure 95.



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals. Write to read or read to write timings:

Figure96.



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.



7.3.3. Display Serial Interface Timing Characteristics (3-line SPI system)

Figure 97.




Table47.

					Uni	
Signal	Symbol	Parameter	min	max	t	Description
	tscycw	Serial Clock Cycle (Write)	10	-	ns	
	tshw	SCL "H" Pulse Width (Write)	5	-	ns	
SCL	tslw	SCL "L" Pulse Width (Write)	5	-	ns	
SCL	tscycr	Serial Clock Cycle (Read)	150	-	ns	
	tshr	SCL "H" Pulse Width (Read)	60	-	ns	
	tslr	SCL "L" Pulse Width (Read)	60	-	ns	
SDA/SDI	tsds	Data setup time (Write)	5	-	ns	
(Input)	tsdh	Data hold time (Write)	5	-	ns	
SDA/SD0(Outp						
)	tacc	Access time (Read)	10	-	ns	
	tscc	SCL-CSX	10	-	ns	
CCV	tchw	CSX "H" Pulse Width	10	-	ns	
CSX	tcss		20	-	ns	
	tcsh	CSX-SCL Time	40	-	ns	

Note: Ta = 25 °C, VDDI=1.65V to 3.3V, VDDB=2.5V to 3.3V, VSSB=VSSB=0V Figure 98.





7.3.4. Display Serial Interface Timing Characteristics (4-line SPI system)

Figure 98.





Table48.

Signal	Symbol	Parameter	min	max	Unit	Description
CCV	tcss	Chip select time (Write)	20	-	ns	
CSX	tcsh	Chip select hold time (Read)	40	-	ns	
	twc	Serial Clock Cycle (Write)	10	-	ns	
	twrh	SCL "H" Pulse Width (Write)	5	-	ns	
COL	twrl	SCL "L" Pulse Width (Write)	5	-	ns	
SCL	trc	Serial Clock Cycle (Read)	150	-	ns	
	trdh	SCL "H" Pulse Width (Read)	60	-	ns	
	trdl	SCL "L" Pulse Width (Read)	60	-	ns	
D/CV	tas	D/CX setup time	10	-	ns	
D/CX	tah	D/CX hold time (Write/Read)	10	-	ns	
SDA/SDI	tds	Data setup time (Write)	5	-	ns	
(Input)	tdh	Data hold time (Write)	5	-	ns	
SDA/SD0						
(Output)	tacc	Access time (Read)	10	_	ns	

Note: Ta = 25 °C, VDDI=1.65V to 3.3V, VDDB=2.5V to 3.3V, AGND=VSS=0V Figure99.





7.3.5. Parallel 18/16/6-bit RGB Interface Timing Characteristics

Figure100.




Table49.

				ma	Uni		
Signal	Symbol	Parameter	min	X	t	Description	
VSYNC/HSYN	tsyncs	VSYNC/HSYNC setup time	15	ı	ns		
С	tsynch	VSYNC/HSYNC hold time	15	ı	ns		
DE	tens	DE setup time	15	-	ns		
DE	tenh	DE hold time	15	-	ns		
D[17.0]	tpos	Data setup time	15	-	ns	18/16-bit bus	
D[17:0]	tpdh	Date hold time	15	-	ns	RGB interface	
	PWDH	DOTCLK high-level period	15	-	ns	mode	
	PWDL	DOTCLK low-level period	15	-	ns		
DOTCLK	tcycd	DOTCLK cycle time	100	-	ns		
		DOTCLK,HSYNC,VSYNC rise/fall					
	trgbr,trgbf	time	-	15	ns		
VSYNC/HSYN	tsyncs	VSYNC/HSYNC setup time	15	-	ns		
С	tsynch	VSYNC/HSYNC hold time	15	-	ns		
DE	tens	DE setup time	15	-	ns		
DE	tenh	DE hold time	15	-	ns		
D[17.0]	tpos	Data setup time	15	-	ns	6-bit bus RGB	
D[17:0]	tpdh	Date hold time	15	-	ns	interface mode	
	PWDH	DOTCLK high-level pulse period	15	-	ns	interrace mode	
	PWDL	DOTCLK low-level pulse period	15	-	ns		
DOTCLK	tcycd	DOTCLK cycle time	100	-	ns		
		DOTCLK,HSYNC,VSYNC rise/fall					
	trgbr,trgbf	time	-	15	ns		

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VDDB=2.5V to 3.3V, AGND=VSS=0V



Figure 101.

