




TPS2H160-Q1 40-V, 160-mΩ Dual-Channel Smart High-Side Switch

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level H2
 - Device CDM ESD Classification Level C4B
- **Functional safety capable**
 - Documentation available to aid functional safety system design
- Dual-Channel 160-mΩ Smart High-Side Switch With Full Diagnostics
 - Version A: Open-Drain Status Output
 - Version B: Current-Sense Analog Output
- Wide Operating Voltage 3.4 to 40 V
- Ultralow Standby Current, < 500 nA
- High-Accuracy Current Sense:
 - ±17% Under >25-mA Load
- Adjustable Current Limit With External Resistor ±15% Under >500-mA Load
- Protection:
 - Short-to-GND Protection by Current Limit (Internal or External)
 - Thermal Shutdown With Latch-Off Option and Thermal Swing
 - Inductive Load Negative Voltage Clamp With Optimized Slew Rate
 - Loss of GND and Loss of Battery Protection

Typical Application Schematic



- Diagnostic:
 - Overcurrent and Short to Ground Detection
 - Open-Load and Short-to-Battery Detection
 - Global Fault for Fast Interrupt
- 16-Pin Thermally-Enhanced PWP Package

2 Applications

- Dual-Channel LED Drivers, Bulb Drivers
- Dual-Channel High-Side Switches for Sub-Modules
- Dual-Channel High-Side Relay, Solenoid Drivers

3 Description

The TPS2H160-Q1 family is a fully-protected dual-channel smart high-side switch, with integrated 160-mΩ NMOS power FETs.

Full diagnostics and high-accuracy current-sense features enable intelligent control of the load.

An external adjustable current limit improves reliability of the whole system by limiting the inrush or overload current.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	CHANNELS
TPS2H160-Q1 Ver. A	HTSSOP (16)	2
TPS2H160-Q1 Ver. B		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Driving a Capacitive Load With Adjustable Current Limit




Table of Contents

1 Features	1	8.3 Feature Description	13
2 Applications	1	8.4 Device Functional Modes	24
3 Description	1	9 Application and Implementation	26
4 Revision History	2	9.1 Application Information	26
5 Device Comparison Table	3	9.2 Typical Application	26
6 Pin Configuration and Functions	3	10 Power Supply Recommendations	29
7 Specifications	4	11 Layout	30
7.1 Absolute Maximum Ratings	4	11.1 Layout Guidelines	30
7.2 ESD Ratings	5	11.2 Layout Examples	30
7.3 Recommended Operating Conditions	5	12 Device and Documentation Support	32
7.4 Thermal Information	5	12.1 Receiving Notification of Documentation Updates	32
7.5 Electrical Characteristics	5	12.2 Community Resources	32
7.6 Switching Characteristics	7	12.3 Trademarks	32
7.7 Typical Characteristics	9	12.4 Electrostatic Discharge Caution	32
8 Detailed Description	12	12.5 Glossary	32
8.1 Overview	12	13 Mechanical, Packaging, and Orderable Information	32
8.2 Functional Block Diagram	13		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision C (February 2018) to Revision D	Page
• Added Functional safety capable link to the Features section	1
Changes from Revision B (August 2016) to Revision C	Page
• Added footnote 2 to the Electrical Characteristics table	7
• Added reverse current protection information to the Reverse-Current Protection section	23
Changes from Revision A (June 2016) to Revision B	Page
• Changed ESD HBM classification level	1
• Added a key graphic on the first page	1
• Changed ESD Ratings table	5
• Changed Figure 7	9
Changes from Original (December 2015) to Revision A	Page
• Changed data sheet from PRODUCT PREVIEW to PRODUCTION DATA	1

5 Device Comparison Table

PART NUMBER	FAULT REPORTING MODE
TPS2H160-Q1 Version A	Open-drain digital output
TPS2H160-Q1 Version B	Current-sense analog output


6 Pin Configuration and Functions

PWP PowerPAD™ Package
16-Pin HTSSOP With Exposed Thermal Pad
TPS2H160-Q1 Version A Top View



NC – No internal connection

PWP PowerPAD Package
16-Pin HTSSOP With Exposed Thermal Pad
TPS2H160-Q1 Version B Top View



NC – No internal connection

Pin Functions

PIN			I/O	DESCRIPTION
NAME	NO.			
	VERSION A	VERSION B		
CL	7	7	O	Adjustable current limit. Connect to device GND if external current limit is not used.
CS	—	6	O	Current-sense output
DIAG_EN	3	3	I	Enable-disable pin for diagnostics; internal pulldown
$\overline{\text{FAULT}}$	—	4	O	Global fault report with open-drain structure, ORed logic for dual-channel fault conditions
GND	8	8	—	Ground pin
IN1	1	1	I	Input control for channel 1 activation; internal pulldown
IN2	2	2	I	Input control for channel 2 activation; internal pulldown
NC	4, 10	10	—	No internal connection
$\overline{\text{ST1}}$	5	—	O	Open-drain diagnostic status output for channel 1
$\overline{\text{ST2}}$	6	—	O	Open-drain diagnostic status output for channel 2
SEL	—	5	I	CS channel-selection bit; internal pulldown
THER	9	9	I	Thermal shutdown behavior control, latch off or auto-retry; internal pulldown
OUT1	15, 16	15, 16	O	Output of the channel 1 high side-switch, connected to the load
OUT2	11, 12	11, 12	O	Output of the channel 2 high side-switch, connected to the load
VS	13, 14	13, 14	I	Power supply
Thermal pad	—	—	—	Connect to device GND or leave floating

7 Specifications

7.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) ⁽¹⁾⁽²⁾

	MIN	MAX	UNIT
Supply voltage t < 400 ms		48	V
Reverse polarity voltage ⁽³⁾	–36		V
Current on GND pin t < 2 minutes	–100	250	mA
Voltage on INx, DIAG_EN, SEL, and THER pins	–0.3	7	V
Current on INx, DIAG_EN, SEL, and THER pins	–10	—	mA
Voltage on $\overline{\text{STx}}$ or $\overline{\text{FAULT}}$ pins	–0.3	7	V
Current on $\overline{\text{STx}}$ or $\overline{\text{FAULT}}$ pins	–30	10	mA
Voltage on CS pin	–2.7	7	V
Current on CS pin	—	30	mA
Voltage on CL pin	–0.3	7	V
Current on CL pin	—	6	mA
Inductive load switch-off energy dissipation, single pulse, single channel ⁽⁴⁾	—	40	mJ
Operating junction temperature	–40	150	°C
Storage temperature, T _{stg}	–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the ground plane.
- (3) Reverse polarity condition: t < 60 s, reverse current < I_{R(2)}, V_{INx} = 0 V, all channels reverse, GND pin 1-k Ω resistor in parallel with diode.
- (4) Test condition: V_{VS} = 13.5 V, L = 8 mH, R = 0 Ω , T_J = 150°C. FR4 2s2p board, 2 x 70- μ m Cu, 2 x 35- μ m Cu. 600 mm² thermal pad copper area.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	All pins	±4000	V
		All pins	±750	
	Charged-device model (CDM), per AEC Q100-011	Corner pins (1, 8, 9, and 16)	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{VS}	Supply operating voltage	4	40	V
	Voltage on INx, DIAG EN, SEL, and THER pins	0	5	V
	Voltage on \overline{STx} and \overline{FAULT} pins	0	5	V
	Nominal dc load current	0	2.5	A
T_A	Operating ambient temperature	–40	125	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS2H160-Q1	UNIT
		PWP (HTSSOP)	
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	40.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	26.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	21.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.8	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	20.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1.6	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

5 V < V_{VS} < 40 V; –40°C < T_J < 150°C, unless otherwise specified)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OPERATING VOLTAGE							
V _{VS(nom)}	Nominal operating voltage			4		40	V
V _{VS(uvr)}	Undervoltage turnon	V _{VS} rises up		3.5	3.7	4	V
V _{VS(uvf)}	Undervoltage shutdown	V _{VS} falls down		3	3.2	3.4	V
V _(uv,hys)	Undervoltage shutdown, hysteresis			0.5			V

Electrical Characteristics (continued)

5 V < V_{VS} < 40 V; -40°C < T_J < 150°C, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATING CURRENT						
I _(op)	Nominal operating current ⁽¹⁾	V _{VS} = 13.5 V, V _{INx} = 5 V, V _{DIAG_EN} = 0 V, I _{OUTx} = 0.5 A, current limit = 2 A, all channels on			7	mA
I _(off)	Standby current	V _{VS} = 13.5 V, V _{INx} = V _{DIAG_EN} = V _{CS} = V _{CL} = V _{OUTx} = THER = 0 V, T _J = 25°C			0.5	μA
		V _{VS} = 13.5 V, V _{INx} = V _{DIAG_EN} = V _{CS} = V _{CL} = V _{OUTx} = THER = 0 V, T _J = 125°C			5	
I _(off,diag)	Standby current with diagnostic enabled	V _{VS} = 13.5 V, V _{INx} = 0 V, V _{DIAG_EN} = 5 V, V _{VS} – V _{OUTx} > V _(ol,off) , not in open-load mode			6	mA
t _(off,diag)	Standby mode deglitch time ⁽¹⁾	IN from high to low, if deglitch time > t _(off,deg) , the device enters into standby mode.	10	12.5	15	ms
I _{lkg(out)}	Output leakage current in off-state	V _{VS} = 13.5 V, V _{INx} = V _{DIAG_EN} = V _{OUTx} = 0			0.5	μA
POWER STAGE						
r _{DS(on)}	On-state resistance ⁽¹⁾	V _{VS} ≥ 3.5 V, T _J = 25°C		155		mΩ
		V _{VS} ≥ 3.5 V, T _J = 150°C			280	
I _{CL(int)}	Internal current limit	Internal current limit value, CL pin connected to GND	9		15	A
I _{CL(TSD)}	Current limit during thermal shutdown ⁽¹⁾	Internal current limit value under thermal shutdown		6.8		A
		External current limit value under thermal shutdown. The percentage of the external current limit setting value		60%		
V _{DS(clamp)}	Drain-to-source internal clamp voltage		45		65	V
OUTPUT DIODE CHARACTERISTICS						
V _F	Drain–source diode voltage	IN = 0, I _{OUTx} = –0.15 A.	0.3	0.7	0.9	V
I _{R(1)} , I _{R(2)}	Continuous reverse current from source to drain ⁽¹⁾	t < 60 s, V _{INx} = 0 V, T _J = 25°C, single channel reversed, short-to-battery condition		2.5		A
		t < 60 s, V _{INx} = 0 V, GND pin 1-kΩ resistor in parallel with diode. T _J = 25°C. Reverse-polarity condition, all channels reversed		2		
LOGIC INPUT (INx, DIAG_EN, SEL, THER)						
V _{IH}	Logic high-level voltage		2			V
V _{IL}	Logic low-level voltage				0.8	V
R _(logic,pd)	Logic-pin pulldown resistor	INx, SEL, THER, V _{INx} = V _{SEL} = V _{THER} = 5 V	100	175	230	kΩ
		DIAG_EN. V _{VS} = V _{DIAG_EN} = 5 V	150	275	350	
DIAGNOSTICS						
I _{lkg(GND_loss)}	Output leakage current under GND loss condition				100	μA
V _(ol,off)	Open-load detection threshold	IN = 0 V, when V _{VS} – V _{OUTx} < V _(ol,off) , duration longer than t _(ol,off) , then open load is detected, off state	1.6		2.6	V
t _{d(ol,off)}	Open-load detection threshold deglitch time (see Figure 3)	IN = 0 V, when V _{VS} – V _{OUTx} < V _(ol,off) , duration longer than t _(ol,off) , then open load is detected, off state	400	600	800	μs
I _(ol,off)	Off-state output sink current	V _{INx} = 0 V, V _{DIAG_EN} = 5 V, V _{VS} = V _{OUTx} = 13.5 V, T _J = 125°C, open load	–75			μA
V _{OL(STx)}	Status low-output voltage	I _{STx} = 2 mA, version A only			0.2	V
V _{OL(FAULT)}	Fault low-output voltage	I _{FAULT} = 2 mA, version B only			0.2	V
t _{CL(deg)}	Deglitch time when current limit occurs ⁽¹⁾	V _{INx} = V _{DIAG_EN} = 5 V, the deglitch time from current limit toggling to FAULT, STx, CS report.	80		180	μs
T _(SD)	Thermal shutdown threshold ⁽¹⁾		160	175		°C
T _(SD,rst)	Thermal shutdown status reset threshold ⁽¹⁾			155		°C
T _(SW)	Thermal swing shutdown threshold ⁽¹⁾			60		°C
T _(hys)	Hysteresis for resetting the thermal shutdown or thermal swing ⁽¹⁾			10		°C

(1) Value specified by design, not subject to production test

Electrical Characteristics (continued)

5 V < V_{VS} < 40 V; -40°C < T_J < 150°C, unless otherwise specified)





PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT SENSE (Version B) AND CURRENT LIMIT						
K _(CS)	Current-sense ratio			290		
K _(CL)	Current-limit ratio			2500		
V _{CL(th)}	Current limit internal threshold ⁽¹⁾			0.8		V
dK _(CS) / K _(CS)	Current-sense accuracy, (I _{CS} × K _(CS) – I _{OUTx}) / I _{OUTx} × 100	V _{VS} = 13.5 V, I _{OUTx} ≥ 5 mA	-85%		85%	
		V _{VS} = 13.5 V, I _{OUTx} ≥ 25 mA	-17%		17%	
		V _{VS} = 13.5 V, I _{OUTx} ≥ 50 mA	-8%		8%	
		V _{VS} = 13.5 V, I _{OUTx} ≥ 100 mA	-4%		4%	
		V _{VS} = 13.5 V, I _{OUTx} ≥ 0.5 A	-3%		3%	
dK _(CL) / K _(CL)	External current limit accuracy ⁽²⁾ , (I _{OUTx} – I _{CL} × K _(CL)) × 100 / (I _{CL} × K _(CL))	V _{VS} = 13.5 V, I _(limit) ≥ 0.25 A	-20%		20%	
		V _{VS} = 13.5 V, 0.5 A ≤ I _(limit) ≤ 7 A	-15%		15%	
V _{CS(lin)}	Current-sense voltage linear range ⁽¹⁾	V _{VS} ≥ 6.5 V	0		4	V
		5 V ≤ V _{VS} < 6.5 V	0		V _{VS} – 2.5	
I _{OUTx(lin)}	Output-current linear range ⁽¹⁾	V _{VS} ≥ 6.5 V, V _{CS(lin)} ≤ 4 V	0		2.5	A
		5 V ≤ V _{VS} < 6.5 V, V _{CS(lin)} ≤ V _{VS} – 2.5 V	0		2.5	
V _{CS(H)}	Current sense pin output voltage ⁽¹⁾	V _{VS} ≥ 7 V, fault mode	4.5		6.5	V
		5 V ≤ V _{VS} < 7 V, fault mode	Min(V _{VS} – 2, 4.5)		6.5	V
I _{CS(H)}	Current-sense pin output current	V _{CS} = 4.5 V, V _{VS} = 13.5 V	15			mA
I _{lkg(CS)}	Current-sense leakage current in disabled mode	V _{DIAG_EN} = 0 V, T _J = 125°C			0.5	μA

(2) External current limit accuracy is only applicable to overload conditions greater than 1.5 × the current limit setting

7.6 Switching Characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{d(on)}	Delay time, V _{OUTx} 10% after V _{INx} ↑ (See Figure 1.)	V _{VS} = 13.5 V, V _{DIAG_EN} = 5 V, I _{OUTx} = 0.5 A, IN rising edge to 10% of V _{OUTx}	20	50	90	μs
t _{d(off)}	Delay time, V _{OUTx} 90% after V _{INx} ↓ (See Figure 1.)	V _{VS} = 13.5 V, V _{DIAG_EN} = 5 V, I _{OUTx} = 0.5 A, IN falling edge to 90% of V _{OUTx}	20	50	90	μs
dV/dt(on)	Turnon slew rate	V _{VS} = 13.5 V, V _{DIAG_EN} = 5 V, I _{OUTx} = 0.5 A, V _{OUTx} from 10% to 90%	0.1	0.3	0.55	V/μs
dV/dt(off)	Turnoff slew rate	V _{VS} = 13.5 V, V _{DIAG_EN} = 5 V, I _{OUTx} = 0.5 A, V _{OUTx} from 90% to 10%	0.1	0.35	0.55	V/μs
t _{d(match)}	t _{d(rise)} – t _{d(fall)} (See Figure 1.)	V _{VS} = 13.5 V, I _L = 0.5A. t _{d, rise} is the IN rising edge to V _{OUTx} = 90%. t _{d(fall)} is the IN falling edge to V _{OUTx} = 10%.	-50		50	μs
CURRENT-SENSE CHARACTERISTICS (See Figure 2.)						
t _{CS(off1)}	CS settling time from DIAG_EN disabled ⁽¹⁾	V _{VS} = 13.5 V, V _{INx} = 5 V, I _{OUTx} = 0.5 A. current limit = 2 A. DIAG_EN falling edge to 10% of V _{CS} .			20	μs
t _{CS(on1)}	CS settling time from DIAG_EN enabled ⁽¹⁾	V _{VS} = 13.5 V, V _{INx} = 5 V, I _{OUTx} = 0.5 A. current limit is 2 A. DIAG_EN rising edge to 90% of V _{CS} .			20	μs
t _{CS(off2)}	CS settling time from IN falling edge	V _{VS} = 13.5 V, V _{DIAG_EN} = 5 V, I _{OUTx} = 0.5 A. current limit = 2 A. IN falling edge to 10% of V _{CS}	20		100	μs
t _{CS(on2)}	CS settling time from IN rising edge	V _{VS} = 13.5 V, V _{DIAG_EN} = 5 V, I _{OUTx} = 0.5 A. current limit = 2 A. IN rising edge to 90% of V _{CS}	50		150	μs
t _{SEL}	Multi-sense transition delay from channel to channel	V _{DIAG_EN} = 5 V, current sense output delay when multi-sense pin SEL transitions from channel to channel			50	μs

(1) Value specified by design, not subject to production test


Figure 1. Output Delay Characteristics

Figure 2. CS Delay Characteristics

Figure 3. Open-Load Blanking-Time Characteristics

Figure 4. Multi-Sense Transition Delay

7.7 Typical Characteristics




Figure 5. UVLO Voltage Threshold




Figure 6. INx Voltage Threshold




Figure 7. DIAG_EN Voltage Threshold




Figure 8. SEL Voltage Threshold




Figure 9. Body-Diode Forward Voltage




Figure 10. Drain-to-Source Clamp Voltage

Typical Characteristics (continued)




Figure 11. Channel-1 FET On-Resistance




Figure 12. Channel-2 FET On-Resistance




Figure 13. Current-Sense Ratio at 5 mA




Figure 14. Current-Sense Ratio at 25 mA




Figure 15. Current-Sense Ratio at 50 mA




Figure 16. Current-Sense Ratio at 100 mA

Typical Characteristics (continued)




Figure 17. Current-Sense Ratio at 500 mA




Figure 18. Current-Limit Ratio at 0.25 A




Figure 19. Current-Limit Ratio at 0.5 A




Figure 20. Current-Limit Ratio at 1 A




Figure 21. Current-Limit Ratio at 2 A

8 Detailed Description

8.1 Overview

The TPS2H160-Q1 device is a smart high-side switch, with internal charge pump and dual-channel integrated NMOS power FETs. Full diagnostics and high-accuracy current-sense features enable intelligent control of the load. The adjustable current-limit function greatly improves the reliability of whole system. The device has two versions with different diagnostic reporting, the open-drain digital output (version A) and the current-sense analog output (version B).

For version A, the device implements the digital fault report with an open-drain structure. When a fault occurs, the device pulls $\overline{\text{STx}}$ down to GND. A 3.3- or 5-V external pullup is required to match the microcontroller supply level. The digital status of each channel can report individually, or globally by connecting the $\overline{\text{STx}}$ pins together.

For version B, high-accuracy current sense makes the diagnostics more accurate without further calibration. One integrated current mirror can source $1 / K_{(\text{CS})}$ of the load current. The mirrored current flows into the CS-pin resistor to become a voltage signal. $K_{(\text{CS})}$ is a constant value across temperature and supply voltage. A wide linear region from 0 V to 4 V allows a better real-time load-current monitoring. The CS pin can also report a fault with pullup voltage of $V_{\text{CS(H)}}$.

The external high-accuracy current limit allows setting the current-limit value by applications. When overcurrent occurs, the device improves system reliability by clamping the inrush current effectively. The device can also save system cost by reducing the size of PCB traces and connectors, and the capacity of the preceding power stage. Besides, the device also implements an internal current limit with a fixed value.

For inductive loads (relays, solenoids, valves), the device implements an active clamp between drain and source to protect itself. During the inductive switching-off cycle, both the energy of the power supply and the load are dissipated on the high-side switch. The device also optimizes the switching-off slew rate when the clamp is active, which helps the system design by keeping the effects of transient power and EMI to a minimum.

The TPS2H160-Q1 device is a smart high-side switch for a wide variety of resistive, inductive, and capacitive loads, including low-wattage bulbs, LEDs, relays, solenoids, heaters, and sub-modules.

Feature Description (continued)




Figure 22. Voltage and Current Conventions

8.3.2 Accurate Current Sense

High-accuracy current sense is implemented in the version-B device. It allows a better real-time monitoring effect and more-accurate diagnostics without further calibration.

One integrated current mirror can source $1 / K_{(CS)}$ of the load current, and the mirrored current flows into the external current sense resistor to become a voltage signal. The current mirror is shared by the four channels. $K_{(CS)}$ is the ratio of the output current and the sense current. It is a constant value across the temperature and supply voltage. Each device is calibrated accurately during production, so post-calibration is not required. See [Figure 23](#) for more details.




Figure 23. Current-Sense Block Diagram

Feature Description (continued)

When a fault occurs, the CS pin also works as a fault report with a pullup voltage, $V_{CS(H)}$. See [Figure 24](#) for more details.




Figure 24. Current-Sense Output-Voltage Curve

Use [Equation 1](#) to calculate $R_{(CS)}$.

$$R_{(CS)} = \frac{V_{CS}}{I_{CS}} = \frac{V_{CS} \times K_{(CS)}}{I_{OUTx}} \quad (1)$$

Take the following points into consideration when calculating $R_{(CS)}$.

- Ensure V_{CS} is within the current-sense linear region (V_{CS} , $I_{OUTx(lin)}$) across the full range of the load current. Check $R_{(CS)}$ with [Equation 2](#).

$$R_{(CS)} = \frac{V_{CS}}{I_{CS}} \leq \frac{V_{CS(lin)}}{I_{CS}} \quad (2)$$

- In fault mode, ensure I_{CS} is within the source capacity of the CS pin ($I_{CS(H)}$). Check $R_{(CS)}$ with [Equation 3](#).

$$R_{(CS)} = \frac{V_{CS}}{I_{CS}} \geq \frac{V_{CS(H,min)}}{I_{CS(H,min)}} \quad (3)$$

8.3.3 Adjustable Current Limit

A high-accuracy current limit allows high reliability of the design. It protects the load and the power supply from overstressing during short-circuit-to-GND or power-up conditions. The current limit can also save system cost by reducing the size of PCB traces and connectors, and the capacity of the preceding power stage.

When a current-limit threshold is hit, a closed loop activates immediately. The output current is clamped at the set value, and a fault is reported out. The device heats up due to the high power dissipation on the power FET. If thermal shutdown occurs, the current limit is set to $I_{CL(TSD)}$ to reduce the power dissipation on the power FET. See [Figure 25](#) for more details.

The device has two current-limit thresholds.

- Internal current limit – The internal current limit is fixed at $I_{CL(int)}$. Tie the CL pin directly to the device GND for large-transient-current applications.
- External adjustable current limit – An external resistor is used to set the current-limit threshold. Use the [Equation 4](#) to calculate the $R_{(CL)}$. $V_{CL(th)}$ is the internal band-gap voltage. $K_{(CL)}$ is the ratio of the output current and the current-limit set value. It is constant across the temperature and supply voltage. The external adjustable current limit allows the flexibility to set the current limit value by applications.

Feature Description (continued)

$$I_{CL} = \frac{V_{CL(th)}}{R_{(CL)}} = \frac{I_{OUT}}{K_{(CL)}}$$

$$R_{(CL)} = \frac{V_{CL(th)} \times K_{(CL)}}{I_{OUT}}$$

(4)




Figure 25. Current-Limit Block Diagram

Note that if using a GND network which causes a level shift between the device GND and board GND, the CL pin must be connected with device GND.

For better protection from a hard short-to-GND condition (when the INx pins are enabled, a short to GND occurs suddenly), the device implements a fast-trip protection to turn off the related channel before the current-limit closed loop is set up. The fast-trip response time is less than 1 μ s, typically. With this fast response, the device can achieve better inrush current-suppression performance.

8.3.4 Inductive-Load Switching-Off Clamp

When switching an inductive load off, the inductive reactance tends to pull the output voltage negative. Excessive negative voltage could cause the power FET to break down. To protect the power FET, an internal clamp between drain and source is implemented, namely $V_{DS(clamp)}$.

$$V_{DS(clamp)} = V_{VS} - V_{OUT} \quad (5)$$

During the period of demagnetization (t_{decay}), the power FET is turned on for inductance-energy dissipation. The total energy is dissipated in the high-side switch. Total energy includes the energy of the power supply ($E_{(VS)}$) and the energy of the load ($E_{(load)}$). If resistance is in series with inductance, some of the load energy is dissipated on the resistance.

Feature Description (continued)

$$E_{(HSS)} = E_{(VS)} + E_{(load)} = E_{(VS)} + E_{(L)} - E_{(R)} \quad (6)$$

When an inductive load switches off, $E_{(HSS)}$ causes high thermal stressing on the device.. The upper limit of the power dissipation depends on the device intrinsic capacity, ambient temperature, and board dissipation condition.




Figure 26. Drain-to-Source Clamping Structure




Figure 27. Inductive Load Switching-Off Diagram

From the perspective of the high-side switch, $E_{(HSS)}$ equals the integration value during the demagnetization period.

$$E_{(HSS)} = \int_0^{t_{(decay)}} V_{DS(clamp)} \times I_{OUT}(t) dt$$

$$t_{(decay)} = \frac{L}{R} \times \ln \left(\frac{R \times I_{OUT(max)} + |V_{OUT}|}{|V_{OUT}|} \right)$$

$$E_{(HSS)} = L \times \frac{V_{VS} + |V_{OUT}|}{R^2} \times \left[R \times I_{OUT(max)} - |V_{OUT}| \ln \left(\frac{R \times I_{OUT(max)} + |V_{OUT}|}{|V_{OUT}|} \right) \right] \quad (7)$$

Feature Description (continued)

When R approximately equals 0, $E_{(HSD)}$ can be given simply as:

$$E_{(HSS)} = \frac{1}{2} \times L \times I_{OUT(max)}^2 \frac{V_{VS} + |V_{OUT}|}{|V_{OUT}|} \quad (8)$$

Figure 28 is a waveform of the device driving an inductive load, and Figure 29 is waveform with an expanded time scale. Channel 1 is the IN signal, channel 2 is the supply voltage V_{VS} , channel 3 is the output voltage V_{OUT} , channel 4 is the output current I_{OUT} , and channel M is the measured power dissipation $E_{(HSS)}$.

On the waveform, the duration of V_{OUT} from V_{VS} to $(V_{VS} - V_{DS(clamp)})$ is around 120 μ s. The device also optimizes the switching-off slew rate when the clamp is active. This optimization can help the system design by keeping the effects of transient power and EMI to a minimum. As shown in Figure 28 and Figure 29, the controlled slew rate is around 0.5 V/ μ s.




Figure 28. Inductive Load Switching-Off Waveform




Figure 29. Inductive Load Switching-Off Expanded Waveform

Note that for PWM-controlled inductive loads, it is recommended to add the external freewheeling circuitry shown in Figure 30 to protect the device from repetitive power stressing. TVS is used to achieve the fast decay. See Figure 30 for more details.




Figure 30. Protection With External Circuitry

Feature Description (continued)

8.3.5 Fault Detection and Reporting

8.3.5.1 Diagnostic Enable Function

The DIAG_EN pin enables or disables the diagnostic functions. If multiple devices are used, but the ADC resource is limited in the microcontroller, the MCU can use GPIOs to set DIAG_EN high to enable the diagnostics of one device while disabling the diagnostics of the other devices by setting DIAG_EN low. In addition, the device can keep the power consumption to a minimum by setting DIAG_EN and INx low.

8.3.5.2 Multiplexing of Current Sense

For version B, SEL is used to multiplex the shared current-sense function between the two channels. See [Table 1](#) for more details.

Table 1. Diagnosis Configuration Table

DIAG_EN	INx	SEL	CS ACTIVATED CHANNEL	CS, FAULT, STx	PROTECTIONS AND DIAGNOSTICS
L	H	—	—	High impedance	Diagnostics disabled, full protection
	L				Diagnostics disabled, no protection
H	—	0	Channel 1	See Table 2	See Table 2
		1	Channel 2		

8.3.5.3 Fault Table

[Table 2](#) applies when the DIAG_EN pin is enabled.

Table 2. Fault Table

CONDITIONS	INx	OUTx	THER	CRITERION	STx (VER. A)	CS (VER. B)	FAULT (VER. B)	FAULT RECOVERY
Normal	L	L	—	—	H	0	H	—
	H	H	—	—	H	In linear region	H	—
Overload, short to ground	H	L	—	Current limit triggered	L	V _{CS(H)}	L	Auto
Open load ⁽¹⁾ , short to battery, reverse polarity	L	H	—	$V_{VS} - V_{OUTx} < V_{(ol,off)}$	L	V _{CS(H)}	L	Auto
Thermal shutdown	H	—	L	T _{SD} triggered	L	V _{CS(H)}	L	Output auto-retry. Fault recovers when T _J < T _(SD, rst) or when INx toggles.
			H					Output latch off. Fault recovers when INx toggles.
Thermal swing	H	—	—	T _{SW} triggered	L	V _{CS(H)}	L	Auto

(1) An external pullup is required for open-load detection.

8.3.5.4 STx and FAULT Reporting

For version A, two individual STx pins report the fault conditions, each pin for its respective channel. When a fault condition occurs, it pulls STx down to GND. A 3.3- or 5-V external pullup is required to match the supply level of the microcontroller. The digital status of each channel can be reported individually, or globally by connecting all the STx pins together.

For version B, a global FAULT pin is used to monitor the global fault condition among all the channels. When a fault condition occurs on any channel, the FAULT pin is pulled down to GND. A 3.3-V or 5-V external pullup is required to match the supply level of the microcontroller.

After the FAULT report, the microcontroller can check and identify the channel in fault status by multiplexed current sensing. The CS pin also works as a fault report with an internal pullup voltage, V_{CS(H)}.

8.3.6 Full Diagnostics

8.3.6.1 Short-to-GND and Overload Detection

When a channel is on, a short to GND or overload condition causes overcurrent. If the overcurrent triggers either the internal or external current-limit threshold, the fault condition is reported out. The microcontroller can handle the overcurrent by turning off the switch. The device heats up if no actions are taken. If a thermal shutdown occurs, the current limit is $I_{CL(TSD)}$ to keep the power stressing on the power FET to a minimum. The device automatically recovers when the fault condition is removed.

8.3.6.2 Open-Load Detection

8.3.6.2.1 Channel On

When a channel on, benefiting from the high-accuracy current sense in a small current range, if an open-load event occurs, it can be detected as an ultralow V_{CS} and handled by the microcontroller. Note that the detection is not reported on the STx or $FAULT$ pins. The microcontroller must set the SEL pin to detect the channel-on open-load fault proactively.

8.3.6.2.2 Channel Off

When a channel is off, if a load is connected, the output is pulled down to GND. But if an open load occurs, the output voltage is close to the supply voltage ($V_{VS} - V_{OUTx} < V_{(ol,off)}$), and the fault is reported out.

There is always a leakage current $I_{(ol,off)}$ present on the output due to internal logic control path or external humidity, corrosion, and so forth. Thus, TI recommends an external pullup resistor to offset the leakage current when an open load is detected. The recommended pullup resistance is 20 k Ω .




Figure 31. Open-Load Detection in Off-State

8.3.6.3 Short-to-Battery Detection

Short-to-battery has the same detection mechanism and behavior as open-load detection, in both the on-state and off-state. See [Table 2](#) for more details.

In the on-state, reverse current flows through the FET instead of the body diode, leading to less power dissipation. Thus, the worst case occurs in the off-state.

- If $V_{OUTx} - V_{VS} < V_{(F)}$ (body diode forward voltage), no reverse current occurs.
- If $V_{OUTx} - V_{VS} > V_{(F)}$, reverse current occurs. The current must be limited to less than $I_{R(1)}$. Setting an INx pin high can minimize the power stress on its channel. Also, for external reverse protection, see [Reverse-Current Protection](#) for more details.

8.3.6.4 Reverse Polarity Detection

Reverse polarity detection has the same detection mechanism and behavior as open-load detection both in the on-state and off-state. See [Table 2](#) for more details.

In the on-state, the reverse current flows through the FET instead of the body diode, leading to less power dissipation. Thus, the worst case occurs in the off-state. The reverse current must be limited to less than $I_{R(2)}$. Set the related INx pin high to keep the power dissipation to a minimum. For external reverse-blocking circuitry, see [Reverse-Current Protection](#) for more details.

8.3.6.5 Thermal Fault Detection

To protect the device in severe power stressing cases, the device implements two types of thermal fault detection, absolute temperature protection (thermal shutdown) and dynamic temperature protection (thermal swing). Respective temperature sensors are integrated close to each power FET, so the thermal fault is reported by each channel. This arrangement can help the device keep the cross-channel effect to a minimum when some channels are in a thermal fault condition.

8.3.6.5.1 Thermal Shutdown

Thermal shutdown is active when the absolute temperature $T_J > T_{(SD)}$. When the thermal shutdown occurs, the respective output turns off. The THER pin is used to configure the behavior after the thermal shutdown occurs.

- When the THER pin is low, thermal shutdown operates in the auto-retry mode. The output automatically recovers when $T_J < T_{(SD)} - T_{(hys)}$, but the current is limited to $I_{CL(TSD)}$ to avoid repetitive thermal shutdown. The thermal shutdown fault signal is cleared when $T_J < T_{(SD, rst)}$ or after toggling the related INx pin.
- When the THER pin is high, thermal shutdown operates in the latch mode. The output latches off when thermal shutdown occurs. When the THER pin goes from high to low, thermal shutdown changes to auto-retry mode. The thermal shutdown fault signal is cleared after toggling the related INx pin.

Thermal swing activates when the power FET temperature is increasing sharply, that is, when $\Delta T = T_{(FET)} - T_{(Logic)} > T_{(sw)}$, then the output turns off. The output automatically recovers and the fault signal clears when $\Delta T = T_{(FET)} - T_{(Logic)} < T_{(sw)} - T_{(hys)}$. Thermal swing function improves the device reliability when subjected to repetitive fast thermal variation. As shown in [Figure 32](#), multiple thermal swings are triggered before thermal shutdown occurs.




Figure 32. Thermal Behavior Diagram

8.3.7 Full Protections

8.3.7.1 UVLO Protection

The device monitors the supply voltage V_{VS} , to prevent unpredicted behaviors when V_{VS} is too low. When V_{VS} falls down to $V_{VS(uv)}$, the device shuts down. When V_{VS} rises up to $V_{VS(uvr)}$, the device turns on.

8.3.7.2 Loss-of-GND Protection

When loss of GND occurs, output is shut down regardless of whether the INx pin is high or low. The device can protect against two ground-loss conditions, loss of device GND and loss of module GND.

8.3.7.3 Protection for Loss of Power Supply

When loss of supply occurs, the output is shut down regardless of whether the INx pin is high or low. For a resistive or a capacitive load, loss of supply has no risk. But for a charged inductive load, the current is driven from all the I/O pins to maintain the inductance current. To protect the system in this condition, TI recommends the external free-wheeling diode as shown in [Figure 33](#).




Figure 33. Protection for Loss of Power Supply


8.3.7.4 Reverse-Current Protection

Reverse current occurs in two conditions: short to battery and reverse polarity.

- When a short to the battery occurs, there is only reverse current through the body diode. $I_{R(1)}$ specifies the limit of the reverse current.
- In a reverse-polarity condition, there are reverse currents through the body diode and the device GND pin. $I_{R(2)}$ specifies the limit of the reverse current. The GND pin maximum current is specified in the [Absolute Maximum Ratings](#).

To protect the device, TI recommends two types of external circuitry.

- Adding a blocking diode. Both the IC and load are protected when in reverse polarity.



Copyright © 2016, Texas Instruments Incorporated

Figure 34. Reverse-Current External Protection, Method 1

- Adding a GND network. The reverse current through the device GND is blocked. The reverse current through the FET is limited by the load itself. TI recommends a resistor in parallel with the diode as a GND network. The recommended selection are 1-k Ω resistor in parallel with an >100-mA diode. If multiple high-side switches are used, the resistor and diode can be shared among devices. The reverse current protection diode in the GND network forward voltage should be less than 0.6 V in any circumstances. In addition a minimum resistance of 4.7 K is recommended on the I/O pins.




Figure 35. Reverse-Current External Protection, Method 2

8.3.7.5 MCU I/O Protection

In some severe conditions, such as the ISO7637-2 test or the loss of battery with inductive loads, a negative pulse occurs on the GND pin. This pulse can cause damage on the connected microcontroller. TI recommends serial resistors to protect the microcontroller, for example, 4.7-k Ω when using a 3.3-V microcontroller and 10-k Ω for a 5-V microcontroller.




Figure 36. MCU I/O External Protection

8.4 Device Functional Modes

8.4.1 Working Modes

The device has three working modes, the normal mode, the standby mode, and the standby mode with diagnostics.

Note that IN must be low for $t > t_{(off,deg)}$ to enter the standby mode, where $t_{(off,deg)}$ is the standby mode deglitch time used to avoid false triggering. [Figure 37](#) shows a working-mode diagram.

Device Functional Modes (continued)




Figure 37. Working Modes

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS2H160-Q1 device is capable of driving a wide variety of resistive, inductive, and capacitive loads, including the low-wattage bulbs, LEDs, relays, solenoids, heaters, and sub-modules. Full diagnostics and high-accuracy current-sense features enable intelligent control of the load. An external adjustable current limit improves the reliability of the whole system by clamping the inrush or overload current.

9.2 Typical Application

The following figure shows an example of the external circuitry connections based on the version-B device.




Figure 38. Typical Application Diagram

9.2.1 Design Requirements

- V_{VS} range from 9 V to 16 V
- Load range is from 0.1 A to 1 A for each channel
- Current sense for fault monitoring
- Expected current-limit value of 2.5 A
- Automatic recovery mode when thermal shutdown occurs
- Full diagnostics with 5-V MCU
- Reverse-voltage protection with a blocking diode in the power-supply line

Typical Application (continued)

9.2.2 Detailed Design Procedure

To keep the 1-A nominal current in the 0 to 4-V current-sense range, calculate the $R_{(CS)}$ resistor using Equation 9. To achieve better current-sense accuracy, a 1% tolerance or better resistor is preferred.

$$R_{(CS)} = \frac{V_{CS}}{I_{CS}} = \frac{V_{CS} \times K_{(CS)}}{I_{OUT}} = \frac{4 \times 290}{1} = 1160 \, \Omega \quad (9)$$



To set the adjustable current limit value at 2.5-A, calculate $R_{(CL)}$ using Equation 10.

$$R_{(CL)} = \frac{V_{CL(th)} \times K_{(CL)}}{I_{OUT}} = \frac{0.8 \times 2500}{2.5} = 800 \, \Omega \quad (10)$$

TI recommends $R_{(ser)} = 10 \, k\Omega$ for 5-V MCU, and $R_{(pu)} = 10 \, k\Omega$ as the pullup resistor.




9.2.3 Application Curves

Figure 39 shows a test example of soft-start when driving a big capacitive load. Figure 40 shows an expanded waveform of the output current.



Typical Application (continued)

Figure 41 shows a test example of PWM-mode driving. Figure 42 shows the expanded waveform of the rising edge. Figure 43 shows the expanded waveform of the falling edge.



10 Power Supply Recommendations

The device is qualified for both automotive and industrial applications. The normal power supply connection is a 12-V automotive system or 24-V industrial system. Detailed supply voltage should be within the range specified in the [Recommended Operating Conditions](#).

11 Layout

11.1 Layout Guidelines

To prevent thermal shutdown, T_J must be less than 150°C . The HTSSOP package has good thermal impedance. However, the PCB layout is very important. Good PCB design can optimize heat transfer, which is absolutely essential for the long-term reliability of the device.

- Maximize the copper coverage on the PCB to increase the thermal conductivity of the board. The major heat flow path from the package to the ambient is through the copper on the PCB. Maximum copper is extremely important when there are not any heat sinks attached to the PCB on the other side of the package.
- Add as many thermal vias as possible directly under the package ground pad to optimize the thermal conductivity of the board.
- All thermal vias should either be plated shut or plugged and capped on both sides of the board to prevent solder voids. To ensure reliability and performance, the solder coverage should be at least 85%.

11.2 Layout Examples

11.2.1 Without a GND Network

Without a GND network, tie the thermal pad directly to the board GND copper for better thermal performance.




Figure 44. Layout Example Without a GND Network

Layout Examples (continued)

11.2.2 With a GND Network

With a GND network, tie the thermal pad as one trace to the board GND copper.




Figure 45. Layout Example With a GND Network

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.3 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS2H160AQPWPRQ1	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	2H160AQ
TPS2H160AQPWPRQ1.A	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	2H160AQ
TPS2H160BQPWPRQ1	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	2H160BQ
TPS2H160BQPWPRQ1.A	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	2H160BQ

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2H160AQPWPRQ1	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS2H160BQPWPRQ1	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2H160AQPWPRQ1	HTSSOP	PWP	16	2000	350.0	350.0	43.0
TPS2H160BQPWPRQ1	HTSSOP	PWP	16	2000	350.0	350.0	43.0



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


PWP0016J



PACKAGE OUTLINE

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4223595/A 03/2017

NOTES:


PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.


PWP0016J

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4223595/A 03/2017

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
8. Size of metal pad may vary due to creepage requirement.
9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

PWP0016J

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.75 X 3.97
0.125	2.46 X 3.55 (SHOWN)
0.15	2.25 X 3.24
0.175	2.08 X 3.00

4223595/A 03/2017

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated