Real-Time Hardware Sorter (RTHS) Implementation

This project was carried out as part of a research initiative for the **FPGA Design course**, where we explored cutting-edge hardware solutions for real-time sorting. Our main focus was the study, translation, and implementation of the IEEE article titled "RTHS: A Low-Cost High-Performance Real-Time Hardware Sorter."

The research involved thoroughly analyzing the paper, translating its content into Persian for academic use, and implementing the proposed architecture using FPGA simulation tools. By doing so, we aimed to understand the practical and theoretical aspects of hardware-based sorting algorithms, gaining hands-on experience in FPGA design and real-time hardware applications. The final step of the project included validating the design through simulation and comparing its performance with other existing methods.

Overview of the Paper

The RTHS design presented in the article proposes a highly efficient hardware sorter optimized for FPGA implementation. It introduces the Multidimensional Sorting Algorithm (MDSA), which sorts input data in six phases using a matrix-based approach. The key components of the design include:

- **Dual-Mode Pipeline Bitonic Networks (DPBNs):** These enable ascending and descending sorting with reduced critical path delays.
- Implicit Switches: Used for matrix transformations without significant hardware overhead.
- Control Unit: Oversees the sorting process and manages data flow through the six phases.

The proposed design demonstrates substantial reductions in hardware resource utilization while maintaining high performance. It is particularly suitable for applications requiring Min/Max queues, continuous sorting, or large-scale data handling in real-time systems.

Project Workflow

• Paper Study and Translation:

The project began with a detailed study of the RTHS algorithm and architecture as described in the IEEE article. To ensure a deeper understanding and facilitate presentations, the article was fully translated into Persian. This step helped in grasping the core concepts and preparing for the practical phase.

• FPGA Simulation:

While the Verilog code for the RTHS architecture was already available, we focused on its implementation and simulation in the Xilinx Vivado environment. The provided code was used to replicate the proposed hardware sorter, simulating its functionality and verifying its behavior in real-time sorting operations.


Simulation Outputs


The simulation in Vivado provided valuable insights into the behavior of the RTHS design.

The detailed results of the simulation are presented in the images below.



1 1111 1111 111										
300 ns 900 ns	700 ns 800 n	600 ns	500 ns	400 ns	300 ns	200 ns	100 ns	0 ns	Value	Name
			0000000000						00000000ccccccc	> WIN1_t[63:0]
			00033333333	00000					0000000033333333	> WIN2_t[63:0]
			00000000000	00000				(000000000000000000	> WIN3_t[63:0]
			00001010101	00000					000000000f0f0f0f0f	> WIN4_t[63:0]
			0£03333cccc	Ofoff					OfOffOf03333cccc	> WOUT1_t[63:0]
			0£03333eeee	0£0££					OfOffOf03333cccc	> WOUT2_t[63:0]
			00000000000						00000000000000000	> WOUT3_t[63:0]
			0000000000	00000					00000000000000000	> ♥OUT4_t[63:0]
			00000004						00000004	> NUM[31:0]
			00000010	, ,				(00000010	> WW[31:0]
			00000010						0000010	> M*W[31:0]







										140.000 ns	
Name	Value	0 ns	20 ns	40 ns	60 ns	80 ns	100 ns		120 ns		
↓ direction	1										
> W IN[63:0]	123456789abcdef	00000000000000						0010000800040002 1234567		789abcde£0	
> ♥ OUT[63:0]	123456789abcdef		000000000000000000000000000000000000000						5678120	12345670	
> W W[31:0]	00000010		0000010								
										L	

										140.000 ns
Name	Value	0 ns	20 ns	40 ns	60 ns	80 ns	100 ns		120 ns	
direction	1									
₩ IN[127:0]	123456789abcdef	(0000000	00100008000400020 123		123456709	123456789abcdef00			
■ OUT[127:0]	123456789abcdef	(0000000	00020000	0010000	def09a□	12345670			
₩ W[31:0]	00000010	(00000010							