















Data: 24.04.2026	Rev.: 1.0	Rozm.: A4	Strona: 4 z 13	PBL4 grupa 3
Politechnika Warszawska EITI		Opracował: Łukasz Gójski Sprawdził: Jakub Howors		

REPLACED TPS56637RPAR with
TPS56837RPAR , no TPS5667RPAR on
stock,
14k Aviable of TPS56837RPAR mouser
6k digikey 18.03




Tytuł: runIT Buck 3.5V							
Data: 24.04.2026	Rev.: 1.0	Rozm.: A4	Strona: 5	z 13	PBL4 grupa 3		
Politechnika Warszawska EITI			Opracował: Łukasz Gójski		Sprawdził: Jakub Howors		






Status leds, connection to pin determined at board layout



Tytuł: runIT
Internal GPIO Expander

Data: 24.04.2026	Rev.: 1.0	Rozm.: A4	Strona: 7 z 13	PBL4 grupa 3
Politechnika Warszawska EITI		Opracował: Jakub Howors Sprawdził: Łukasz Gójski		



A


B

C


D

E


DRVs CURRENT LIMITER




DRVs VMs SELECTORS



DRV1
DRVPowerOutputs.SchDoc



DRV2
DRVPowerOutputs.SchDoc



Tytuł: runIT
Power Outputs Assembly

Data: 24.04.2026	Rev.: 1.0	Rozm.: A4	Strona: 9 z 13	PBL4 grupa 3
Politechnika Warszawska EITI		Opracował: Łukasz Gójski	Sprawdził: Jakub Howors	


A

B

C


D

E




Tytuł: runIT
Power Outputs Voltage Source Selector

Data: 24.04.2026	Rev.: 1.0	Rozm.: A4	Strona: 11 z 13	PBL4 grupa 3
Politechnika Warszawska EITI	Opracował: Jakub Howors	Sprawdził: Łukasz Gójski		



Tytuł: runIT
DAC for DRV's Current Limiting


Data: 24.04.2026	Rev.: 1.0	Rozm.: A4	Strona: 12 z 13	PBL4 grupa 3
Politechnika Warszawska EITI		Opracował: Jakub Howorus		Sprawdził: Łukasz Gójski



Tytuł: runIT
High Voltage Inputs

Data: 24.04.2026	Rev.: 1.0	Rozm.: A4	Strona: 13 z 13	PBL4 grupa 3
Politechnika Warszawska EITI		Opracował: Jakub Howors		Sprawdził: Łukasz Gójski

View from Top side (Scale 1:1)



A

B

C

D

E

1

1

2

2


3

3

4

4

View from Bottom side (Scale 1:1)



A


B

C


D

E


Top Assembly (Scale 2:1)



Top Layer (Scale 2:1)



Bottom Layer (Scale 2:1)



A


B

C


D

E

PWR (Scale 1:1)



GND (Scale 1:1)



A

B

C

D

E

1

1

2

2

3

3

4

4

