# MCP4901/4911/4921

# **ELECTRICAL CHARACTERISTICS (CONTINUED)**

**Electrical Specifications:** Unless otherwise indicated,  $V_{DD} = 5V$ ,  $V_{SS} = 0V$ ,  $V_{REF} = 2.048V$ , Output Buffer Gain (G) = 2x,  $R_1 = 5 \text{ k}\Omega$  to GND,  $C_1 = 100 \text{ pF } T_A = -40 \text{ to } +85^{\circ}\text{C}$ . Typical values are at +25°C.

| (G) = 2x, $R_L = 5 \text{ k}\Omega$ to GND,    |                       |       |                                      |                            |             |  |
|--|-----------------------|-------|--------------------------------------|----------------------------|-------------|--|
| Parameters                                     | Sym                   | Min   | Тур                                  | Max                        | Units       | Conditions   |
| Offset Error                                   | V <sub>OS</sub>       | _     | ±0.02                                | 1                          | % of<br>FSR | Code = 0x000h  |
| Offset Error Temperature                       | V <sub>OS</sub> /°C   |       | 0.16                                 | _                          | ppm/°C      | -45°C to 25°C  |
| Coefficient                                    |                       |       | -0.44                                | _                          | ppm/°C      | +25°C to 85°C  |
| Gain Error                                     | 9E                    | _     | -0.10                                | 1                          | % of<br>FSR | Code = 0xFFFh, not including offset error                                  |
| Gain Error Temperature Coefficient             | ∆G/°C                 |       | -3                                   | _                          | ppm/°C      |  |
| Input Amplifier (V <sub>REF</sub> Input        | t)                    |       |                                      |                            |             |  |
| Input Range – Buffered<br>Mode                 | V <sub>REF</sub>      | 0.040 | _                                    | V <sub>DD</sub> –<br>0.040 | V           | <b>Note 2</b><br>Code = 2048   |
| Input Range – Unbuffered<br>Mode               | V <sub>REF</sub>      | 0     | _                                    | $V_{DD}$                   | V           | V <sub>REF</sub> = 0.2 Vp-p, f = 100 Hz and<br>1 kHz                       |
| Input Impedance                                | R <sub>VREF</sub>     | _     | 165                                  | _                          | kΩ          | Unbuffered Mode  |
| Input Capacitance –<br>Unbuffered Mode         | C <sub>VREF</sub>     |       | 7                                    | _                          | pF          |  |
| Multiplier Mode<br>-3 dB Bandwidth             | f <sub>VREF</sub>     |       | 450                                  | _                          | kHz         | $V_{REF}$ = 2.5V ±0.2Vp-p,<br>Unbuffered, G = 1                            |
|  | f <sub>VREF</sub>     |       | 400                                  | _                          | kHz         | $V_{REF}$ = 2.5V ±0.2 Vp-p,<br>Unbuffered, G = 2                           |
| Multiplier Mode –<br>Total Harmonic Distortion | THD <sub>VREF</sub>   | _     | -73                                  | _                          | dB          | V <sub>REF</sub> = 2.5V ±0.2Vp-p,<br>Frequency = 1 kHz                     |
| Output Amplifier                               |                       |       |                                      |                            |             |  |
| Output Swing                                   | V <sub>OUT</sub>      | _     | 0.01 to<br>V <sub>DD</sub> –<br>0.04 | _                          | V           | Accuracy is better than 1 LSb for $V_{OUT}$ = 10 mV to ( $V_{DD}$ – 40 mV) |
| Phase Margin                                   | θm                    | _     | 66                                   |                            | Degrees     |  |
| Slew Rate                                      | SR                    | _     | 0.55                                 | _                          | V/µs        |  |
| Short Circuit Current                          | I <sub>SC</sub>       | _     | 15                                   | 24                         | mA          |  |
| Settling Time                                  | t <sub>settling</sub> | _     | 4.5                                  | _                          | μs          | Within 1/2 LSB of final value from 1/4 to 3/4 full-scale range             |
| <b>Dynamic Performance (No</b>                 | te 2)                 |       |                                      |                            |             |  |
| DAC-to-DAC Crosstalk                           |                       | _     | 10                                   | _                          | nV-s        |  |
| Major Code Transition Glitch                   |                       | _     | 45                                   | _                          | nV-s        | 1 LSB change around major carry (01111111 to 10000000)                     |
| Digital Feedthrough                            |                       |       | 10                                   |                            | nV-s        |  |
| Analog Crosstalk                               |                       |       | 10                                   |                            | nV-s        |  |

Note 1: Guaranteed monotonic by design over all codes.

<sup>2:</sup> This parameter is ensured by design, and not 100% tested.

# **AC CHARACTERISTICS (SPI TIMING SPECIFICATIONS)**

**Electrical Specifications:** Unless otherwise indicated,  $V_{DD}$ = 2.7V – 5.5V,  $T_{A}$ = -40 to +125°C. Typical values are at +25°C.

| ypical values are at +25 C.   |                                       |                     |                      |                     |       |   |  |  |  |  |  |  |
|---|---------------------------------------|---------------------|----------------------|---------------------|-------|---|--|--|--|--|--|--|
| Parameters  | Sym                                   | Min                 | Тур                  | Max                 | Units | Conditions  |  |  |  |  |  |  |
| Schmitt Trigger High Level<br>Input Voltage (All digital input<br>pins) | V <sub>IH</sub>                       | 0.7 V <sub>DD</sub> | 1                    |                     | V     |   |  |  |  |  |  |  |
| Schmitt Trigger Low Level Input<br>Voltage (All digital input pins)     | $V_{IL}$                              | _                   |                      | 0.2 V <sub>DD</sub> | ٧     |   |  |  |  |  |  |  |
| Hysteresis of Schmitt Trigger Inputs                                    | $V_{HYS}$                             | _                   | 0.05 V <sub>DD</sub> | _                   |       |   |  |  |  |  |  |  |
| Input Leakage Current   | I <sub>LEAKAGE</sub>                  | -1                  |                      | 1                   | μΑ    | $\overline{\text{LDAC}} = \overline{\text{CS}} = \text{SDI} =$<br>$\text{SCK} = V_{\text{REF}} = V_{\text{DD}} \text{ or } V_{\text{SS}}$ |  |  |  |  |  |  |
| Digital Pin Capacitance (All inputs/outputs)                            | C <sub>IN</sub> ,<br>C <sub>OUT</sub> | _                   | 10                   | _                   | pF    | $V_{DD} = 5.0V$ , $T_A = +25$ °C, $f_{CLK} = 1$ MHz ( <b>Note 1</b> )   |  |  |  |  |  |  |
| Clock Frequency   | F <sub>CLK</sub>                      | _                   | _                    | 20                  | MHz   | $T_A = +25^{\circ}C$ (Note 1)   |  |  |  |  |  |  |
| Clock High Time   | t <sub>HI</sub>                       | 15                  | _                    | _                   | ns    | Note 1  |  |  |  |  |  |  |
| Clock Low Time  | $t_{LO}$                              | 15                  | _                    | _                   | ns    | Note 1  |  |  |  |  |  |  |
| CS Fall to First Rising CLK Edge  | t <sub>CSSR</sub>                     | 40                  | 1                    | _                   | ns    | Applies only when $\overline{CS}$ falls with CLK high (Note 1)  |  |  |  |  |  |  |
| Data Input Setup Time   | t <sub>SU</sub>                       | 15                  |                      | _                   | ns    | Note 1  |  |  |  |  |  |  |
| Data Input Hold Time  | t <sub>HD</sub>                       | 10                  |                      | _                   | ns    | Note 1  |  |  |  |  |  |  |
| SCK Rise to $\overline{\text{CS}}$ Rise Hold Time                       | t <sub>CHS</sub>                      | 15                  |                      |                     | ns    | Note 1  |  |  |  |  |  |  |
| CS High Time  | t <sub>CSH</sub>                      | 15                  | _                    | _                   | ns    | Note 1  |  |  |  |  |  |  |
| LDAC Pulse Width  | $t_{LD}$                              | 100                 | _                    | _                   | ns    | Note 1  |  |  |  |  |  |  |
| LDAC Setup Time   | t <sub>LS</sub>                       | 40                  | _                    | _                   | ns    | Note 1  |  |  |  |  |  |  |
| SCK Idle Time before CS Fall  | t <sub>IDLE</sub>                     | 40                  | _                    | _                   | ns    | Note 1  |  |  |  |  |  |  |

**Note 1:** This parameter is ensured by design and not 100% tested.




FIGURE 1-1: SPI Input Timing Data.

#### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

| PDIP, MSOP, SOIC | DFN | Symbol           | Description   |
|------------------|-----|------------------|---|
| 1                | 1   | $V_{DD}$         | Supply Voltage Input (2.7V to 5.5V)   |
| 2                | 2   | CS               | Chip Select Input   |
| 3                | 3   | SCK              | Serial Clock Input  |
| 4                | 4   | SDI              | Serial Data Input   |
| 5                | 5   | LDAC             | DAC Output Synchronization Input. This pin is used to transfer the input register (DAC settings) to the output register (V <sub>OUT</sub> ) |
| 6                | 6   | $V_{REF}$        | Voltage Reference Input   |
| 7                | 7   | V <sub>SS</sub>  | Ground reference point for all circuitry on the device  |
| 8                | 8   | V <sub>OUT</sub> | DAC Analog Output   |
| _                | 9   | EP               | Exposed Thermal Pad. This pad must be connected to V <sub>SS</sub> in application   |

## 3.1 Supply Voltage Pins (V<sub>DD,</sub> V<sub>SS</sub>)

 $V_{DD}$  is the positive supply voltage input pin. The input supply voltage is relative to  $V_{SS}$  and can range from 2.7V to 5.5V. The power supply at the  $V_{DD}$  pin should be as clean as possible for good DAC performance. It is recommended to use an appropriate bypass capacitor of about 0.1  $\mu F$  (ceramic) to ground. An additional 10  $\mu F$  capacitor (tantalum) in parallel is also recommended to further attenuate high-frequency noise present in application boards.

 $V_{SS}$  is the analog ground pin and the current return path of the device. The user must connect the  $V_{SS}$  pin to a ground plane through a low-impedance connection. If an analog ground path is available in the application Printed Circuit Board (PCB), it is highly recommended that the  $V_{SS}$  pin be tied to the analog ground path or isolated within an analog ground plane of the circuit board.

# 3.2 Chip Select (CS)

CS is the chip select input, which requires an active-low signal to enable serial clock and data functions.

## 3.3 Serial Clock Input (SCK)

SCK is the SPI compatible serial clock input.

#### 3.4 Serial Data Input (SDI)

SDI is the SPI compatible serial data input.

# 3.5 Latch DAC Input (LDAC)

The  $\overline{\text{LDAC}}$  (latch DAC synchronization input) pin is used to transfer the input latch register to the DAC register (output latches,  $V_{OUT}$ ). When this pin is low,  $V_{OUT}$  is updated with input register content. This pin can be tied to low ( $V_{SS}$ ) if the  $V_{OUT}$  update is desired at the rising edge of the  $\overline{\text{CS}}$  pin. This pin can be driven by an external control device such as an MCU I/O pin.

#### 3.6 Analog Output (V<sub>OUT</sub>)

 $V_{OUT}$  is the DAC analog output pin. The DAC output has an output amplifier. The full-scale range of the DAC output is from  $V_{SS}$  to  $G^*V_{REF}$ , where G is the gain selection option (1x or 2x). The DAC analog output cannot go higher than the supply voltage ( $V_{DD}$ ).

## 3.7 Voltage Reference Input (V<sub>REF</sub>)

 $V_{REF}$  is the voltage reference input for the device. The reference on this pin is utilized to set the reference voltage on the string DAC. The input voltage can range from  $V_{SS}$  to  $V_{DD}$ . This pin can be tied to  $V_{DD}$ .

#### 3.8 Exposed Thermal Pad (EP)

There is an internal electrical connection between the Exposed Thermal Pad (EP) and the  $V_{SS}$  pin. They must be connected to the same potential on the PCB.

#### 5.0 SERIAL INTERFACE

#### 5.1 Overview

The MCP4901/4911/4921 devices are designed to interface directly with the Serial Peripheral Interface (SPI) port, which is available on many microcontrollers and supports Mode 0,0 and Mode 1,1. Commands and data are sent to the device via the SDI pin, with data being clocked-in on the rising edge of SCK. The communications are unidirectional, thus the data cannot be read out of the MCP4901/4911/4921. The CS pin must be held low for the duration of a write command. The write command consists of 16 bits and is used to configure the DAC's control and data latches. Register 5-1 through Register 5-3 detail the input register that is used to configure and load the DAC register for each device. Figure 5-1 through Figure 5-3 show the write command for each device.

Refer to Figure 1-1 and the SPI Timing Specifications Table for detailed input and output timing specifications for both Mode 0,0 and Mode 1,1 operation.

#### 5.2 Write Command

The write command is initiated by driving the  $\overline{CS}$  pin low, followed by clocking the four Configuration bits and the 12 data bits into the SDI pin on the rising edge of SCK. The  $\overline{CS}$  pin is then raised, causing the data to be latched into the DAC's input register.

The MCP4901/4911/4921 utilizes a double-buffered latch structure to allow the analog output to be synchronized with the  $\overline{\text{LDAC}}$  pin, if desired.

By bringing the  $\overline{\text{LDAC}}$  pin down to a low state, the content stored in the DAC's input register is transferred into the DAC's output register ( $V_{OUT}$ ), and  $V_{OUT}$  is updated.

All writes to the MCP4901/4911/4921 devices are 16-bit words. Any clocks past the 16th clock will be ignored. The Most Significant 4 bits are Configuration bits. The remaining 12 bits are data bits. No data can be transferred into the device with  $\overline{\text{CS}}$  high. This transfer will only occur if 16 clocks have been transferred into the device. If the rising edge of  $\overline{\text{CS}}$  occurs prior to that, shifting of data into the input register will be aborted.

### REGISTER 5-1: WRITE COMMAND REGISTER FOR MCP4921 (12-BIT DAC)

| W-x    | W-x | W-x | W-0  | W-x   |
|--------|-----|-----|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-------|
| 0      | BUF | GA  | SHDN | D11 | D10 | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0    |
| bit 15 |     |     |      |     |     |     |     |     |     |     |     |     |     |     | bit 0 |

#### REGISTER 5-2: WRITE COMMAND REGISTER FOR MCP4911 (10-BIT DAC)

| W-x    | W-x | W-x | W-0  | W-x   |
|--------|-----|-----|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-------|
| 0      | BUF | GA  | SHDN | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  | Х   | Х     |
| bit 15 |     |     |      |     |     |     |     |     |     |     |     |     |     |     | bit 0 |

### REGISTER 5-3: WRITE COMMAND REGISTER FOR MCP4901 (8-BIT DAC)

| W-x    | W-x | W-x | W-0  | W-x   |
|--------|-----|-----|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-------|
| 0      | BUF | GA  | SHDN | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  | Х   | Х   | Х   | Х     |
| bit 15 |     |     |      |     |     |     |     |     |     |     |     |     |     |     | bit 0 |

Where:

bit 15 0 = Write to DAC register

1 = Ignore this command

bit 14 **BUF:** V<sub>REF</sub> Input Buffer Control bit

1 = Buffered

0 = Unbuffered

bit 13 GA: Output Gain Selection bit

 $1 = 1x (V_{OUT} = V_{REF} * D/4096)$ 

 $0 = 2x (V_{OUT} = 2 * V_{REF} * D/4096)$ 

bit 12 SHDN: Output Shutdown Control bit

1 = Active mode operation. Vout is available.

0 =Shutdown the device. Analog output is not available. VouT pin is connected to 500 k $\Omega$  (typical).

bit 11-0 **D11:D0:** DAC Input Data bits. Bit x is ignored.

Legend

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'




FIGURE 5-1: Write Command for MCP4921 (12-bit DAC).




FIGURE 5-2: Write Command for MCP4911 (10-bit DAC). Note: X are don't care bits.




FIGURE 5-3: Write Command for MCP4901(8-bit DAC). Note: X are don't care bits.