- a) convol hazard
- b) Move equality comparison and branch addres's culculation to the decode stage to reduce misprediction penalty. Although this can invoduce a new hazard which can be resolved using and burwarding.
- C) if number of pipeline stages increase the branch misprediction penalty increases
- d) We can use static Branch Predictors or Dynamic Branch Predictors to statistically decermine if a branch is taken or not.
- 1. ARM/MIPS are RISC processors while x86 is CISC.
- 2. X86 generally have herrer performance other ARM KMIPS
- 3. Because of RISC, ARM/MIPS have herer power ethicient them X 56.
- 4. ARMUT is more popular embadded devices while X86 is more popular in lapsops, PCs and cloud
- 5. X86 have 8 general purpose registers while ARM have be registers
- 6. x86 regaines more complex than MIPS/ARM.

