

Unit –I
Chapter 3
Transistor



Contents

Session No.	Contents covered
01	BJT, transistor voltages and currents, Signal amplifier (Fixed bias, Collector base bias, Voltage divider bias, CE configuration)
02	DC load line (Q-point), Voltage, current and power gains
03	Transistor as a switch: NOT Gate, Basic (DTL) NAND gate.



Topic Learning Outcomes

At the end of the topic, students should be able to:

- 1.Discuss on the transistor CE configuration.
- 2.Explain significance of DC load line and operating point.
- 3.Realize the simple applications using transistor.

CO-2: Describe the characteristics of semiconductor devices and their applications in rectifiers, switches, regulators and gates.



Key concepts


- 1. Transistor construction and operation
- 2. Transistor voltages and currents
- 3. Common emitter input and output characteristics
- 4. DC Load line & Q Point
- 5. Transistor biasing
- Base bias circuit
- Collector base circuit
- 8. Voltage divider circuit
- 9. Transistor as switch: NOT gate and DTL NAND gate



Transistor Definition

 Transistor is an electronic device made of three layers of semiconductor material that can act as insulator and a conductor.

 The three layered transistor is also known as the bipolar junction transistor.





Bipolar Junction Transistors(BJT's)


- It can be used as amplifier and logic switches.
- BJT consists of three terminals:

☐ Collector: C

☐ Base: B

Emitter: E

Two types of BJT : npn and pnp





Transistor Construction


- 3 layer semiconductor device consists of :
 - 2 n- and 1 p- type layers of material ->npn transisitor
 - 2 p- and 1 n- type layers of material ->pnp transisitor
- A single pn junction has two different types of bias:
 - Forward bias
 - Reverse bias
- Thus, a two-pn-junction device has four types of bias.



Position of terminals and symbol of BJT

 Base is located at the middle and more thin from the level of collector and emitter.

 The collector and emitter terminals are made of the same type of semiconductor material, while the base of the other type material.





Transistor currents

- The arrow is always drawn on the emitter
- 2. The arrow always points toward the n-type.
- The arrow indicates the direction of emitter current:

 $\begin{array}{c|c} C & & & \\ & \downarrow I_{\mathbb{C}} & & \\ & \downarrow I_{\mathbb{E}} & & \\ & \downarrow I_{\mathbb{E}} & & \\ & & \downarrow I_{\mathbb{E}} & \\ & & & \\$

pnp: E->B

npn: B->E

I_c = Collector current


I_B = Base current

I_E = Emitter current




Transistor Voltages

- The supply voltage between the base and the emitter is denoted by V_{BE.}
- The supply voltage between the collector and the base is denoted by V_{CB}.
- The collector is biased to a higher negative level than the base to keep the collector-base junction reverse biased.





NPN Transistor operation



Working of NPN Transistor

- 1. The base-emitter junction is connected in the forward bias condition by supply voltage V_{EE}.
- 2. And the collector-base junction connected in the reverse bias condition by supply voltage V_{cc}.
- 3. The depletion region of the emitter-base region is thin compared to the depletion region of the collector-base junction

11




NPN Transistor operation

- 4. In N-type emitter, the majority charge carrier is electrons. the current will start flowing the emitter-base junction. This current is known as emitter current $I_{\rm F}$.
- 5. These electrons move further to the base. The base is a P-type semiconductor. Therefore, it has holes. But the base region is very thin and lightly doped.
- 6. So, it has a few holes to recombine with the electrons. Hence, most of the electrons will pass the base region and few of them will recombine with the holes.
- 7. Because of the recombination, the current will flow through the circuit and this current is known as base current IB.

*



PNP Transistor operation



Working of PNP Transistor

- The positive terminal of a voltage source (V_{EB}) is connected with Emitter (P-type) and the negative terminal is connected with the Base terminal (N-type). Therefore, the Emitter-Base junction is connected in forward bias.
- And the positive terminal of a voltage source (VCB) is connected with the Base terminal (N-type) and the negative terminal is connected with the Collector terminal (P-type). Hence, the Collector-Base junction is connected in reverse bias.

*



PNP Transistor operation

- 4. The depletion region at Emitter-Base junction is narrow, because it is connected in forward bias. While the Collector-Base junction is in reverse bias and hence the depletion region at Collector-Base junction is wide.
- 5. The Emitter-base junction is in forward bias. Therefore, a very large number of holes from emitter cross the depletion region and enter the Base. Simultaneously, very few electrons enter in Emitter from the base and recombine with the holes.
- 6. Because of the movement of holes, the current will flow through the Emitter-Base junction. This current is known as Emitter current (I_E). The holes are majority charge carriers to flow the Emitter current.
- 7. The remaining holes which do not recombine with electrons in Base, that holes will further travel to the Collector. The Collector current (I_c) flows through the Collector-Base region due to holes.



α_{dc} and β_{dc} for a transistor

 α_{dc} is emitter to collector current gain. It is the ratio of collector to emitter current i.e., $\alpha_{dc} = \frac{IC}{I_F}$

Where Ic is dc collector current and IE is dc emitter current.

 β_{dc} is base to collector current gain. It is the ratio of collector to base current i.e.,

 $eta_{dc} = rac{I_C}{I_B}$


Where IB is dc Base current.

 β_{dc} is commonly known as h_{FE} based on h-parameter analysis of transistor.

$$h_{FE}=rac{I_C}{I_B}$$



Equation for collector current



By definition

$$\mathbf{C}dc = \frac{IC}{IE}$$

or
$$I_{C} = \alpha_{dc} I_{E}$$

From equations 1 &
$$I_{C} = lpha_{dc}(I_{C} + I_{B})$$

$$I_C = \alpha_{dc}I_C + \alpha_{dc}I_B$$

$$Ic = \frac{\alpha_{dc}}{1 - \alpha_{dc}} I_B$$



Relationship between αdc and βdc

$$\beta_{dc} = \frac{\alpha_{dc}}{1 - \alpha_{dc}}$$

βdc in terms of αdc


$$\alpha_{dc} = \frac{\beta_{dc}}{1 + \beta_{dc}}$$



Problem 1

For the circuit shown below find:

- a) Values of $\alpha_{dc\ and}$ β_{dc} of the transistor b) Value of I_B for a desired I_C of 5mA






Problem 2

Find the values of I_C and I_E for a transistor with α_{dc} =0.97 and I_B =50 $\mu A.$ Find β_{dc} of transistor used.




Common-emitter input characteristics



- The base to emitter voltage varies by adjusting the potentiometer R₁. And the collector to emitter voltage varied by adjusting the potentiometer R₂.
- For the various setting, the current and voltage are taken from the milliammeters and voltmeter. On the basis of these readings, the input and output curve plotted on the curve




Common-emitter input characteristics



- The curve plotted between base current I_B and the base-emitter voltage V_{EB} is called Input characteristics curve.
- For drawing the input characteristic the reading of base currents is taken through the ammeter on emitter voltage V_{BE} at constant collector-emitter current.
- 3. The base current I_B increases with the increases in the emitter-base voltage V_{RF} .



Common-emitter output characteristics



- The curve draws between collector current I_C and collector-emitter voltage V_{CE} at a constant base current I_B is called output characteristic.
- In the active region, the collector current increases slightly as collector-emitter V_{CE} current increases. The slope of the curve is quite more than the output characteristic of CB configuration.
 - When the V_{CE} falls, the I_C also decreases rapidly. The collector-base junction of the transistor always in forward bias and work saturate.




DC Load line

- DC Load line for a transistor circuit is a straight line drawn on transistor output characteristics.
- 2. For a common emitter(C_E) circuit, the load line is a graph of collector current(I_C) versus collector-emitter voltage (V_{CE}), for a given value of collector resistance(I_C) and a given supply voltage(I_C).



Procedure for drawing DC Load line



The dc supply voltage VCC forward biases base-emitter and reverse biases collector-base junction.

Apply KVL to base-emitter circuit

$$V_{CC} = I_B R_B + V_{BE}$$

$$I\!\!B = \frac{V_{CC} - V_{BE}}{P_P}$$



Procedure for drawing DC Load line

The collector current is given by,

$$I_{C} = h_{FE}I_{B}$$

Apply KVL to collector-emitter circuit

$$V_{cc} = I_c R_c + V_{ce}$$


To obtain A

When $V_{CE} = 0$, the I_{C} is maximum and is equal to V_{CC}/R_{C} .

This gives the maximum value of V_{CE}. This is shown as

$$V_{ce} = V_{cc} - I_c R_c V_{ce} = V_{cc} - I_c R_c$$
 $0 = V_{cc} - I_c R_c 0 = V_{cc} - I_c R_c$
 $I_c = V_{cc} R_c I_c = V_{cc} R_c$

This gives the point A ($OA = V_C/R_c$) on I axis, shown in the figure.





Procedure for drawing DC Load line


To obtain B

When the $I_c = 0$, then V_{cE} is maximum and will be equal to the V_{cC} . This gives the maximum value of I_c . This is shown as

$$V_{ce} = V_{cc} - I_c R_c V_{ce} = V_{cc} - I_c R_c$$


= $V_{cc} = V_{cc}$
(As $I_c = 0$)

This gives the point B, which means (OB = V_{cc}) on The collector voltage axis shown in the above figure.





Q-Point



- The dc bias point or Q point also known as dc operating point.
- It identifies the transistor collector current and collector-emitter voltage when there is no input signal at base terminal.
- The intersection of dc load line with output characteristics curve gives the coordinates of the Q point



Transistor biasing

- Transistor needs to be operated in an appropriate region based on the application of circuit.
- When transistor is used as amplifier it must be in active region i.e., base-emitter is forward biased and collector-base junction is reverse biased.
- The dc voltages and currents in circuit are established by using resistance network.
- 4. This process is called biasing and resistance network is called bias circuit.




Transistor biasing

Three biasing circuits

- Base bias circuit
- Collector-base bias circuit
- 3. Voltage divider bias circuit



Base bias circuit



Apply KVL to base emitter circuit $V_{CC} = I_R R_R + V_{RF}$

$$I_B = rac{V_{CC} - V_{BE}}{R_B}$$
1

As V_{BE} =0.7V for SI and 0.3V for GE V_{CC} >> V_{BE} Therefore eqn 1 will be


$$I_B = \frac{V_{CC}}{R_B}$$
 $I_C = h_{FE}I_B$

Apply KVL to collector emitter circuit

$$V_{CC} = I_{C}R_{C} + V_{CE}$$
$$V_{CF} = V_{CC} - I_{C}R_{C}$$



Procedure for design of Base bias circuit



The values of V_{CC} , V_{CE} , V_{RE} , I_{C} and I_{EE} will be given. The design steps are as follows

1. Calculate RC using the relation

$$R_C = \frac{V_{CC} - V_{CE}}{I_C}$$
1

2. Then calculate I_R using relation

$$I_B = \frac{I_C}{h_{FE}}$$


3. Finally calculate R_D using relation

$$R_B = rac{V_{CC} - V_{BE}}{I_B}$$



Problem 2


For the base bias circuit shown below, find I_B,I_C and V_{CE} if $R_C=2.2k\Omega$, $R_B=470K\Omega$, $V_{CC}=18V$, $h_{FE}=100$, $V_{BE}=0.7V$. Draw DC load line and indicate the Q point.



32



Collector-to-base bias circuit



Apply KVL to path
$$V_{CE}$$
, $I_B R_B$ and V_{BE}

$$V_{CE} - I_{B}R_{B} - V_{BE} = 0$$

$$V_{CE} = I_B R_B + V_{BE}$$
2

$$I_{B}=rac{V_{CE}-V_{BE}}{R_{B}}$$

Apply KVL to collector-emitter circuit,

$$V_{CC} - R_C(I_B + I_C) - V_{CE} = 0$$


$$V_{CE} = V_{CC} - R_C(I_B + I_C)$$
3

Substitute V_{CF} from eqn 1 in eqn 3,

$$I_BR_B + I_BR_C + I_CR_C = V_{CC} - V_{BE}$$



Collector-to-base bias circuit



Using
$$I_{C} = h_{FE}I_{B}$$

$$I_{B}R_{B} + I_{B}R_{C} + h_{FE}I_{B}R_{C} = V_{CC} - V_{BE}$$


$$I_{B} = \frac{V_{CC} - V_{BE}}{R_{B} + (1 + h_{FE})R_{C}}$$

Stability of the operating point If IC increases above design level,

- I_CR_C increases
- V_{CF} decreases
- I_R decreases
- I_C=h_{FE}I_B decreases

Q'

Design procedure of Collector-to-base bias circuit



The values of V_{CC} , V_{CE} , V_{BE} , I_{C} and I_{FE} will be given. The design steps are as follows

1.Calculate IB using the relation

$$I_B = rac{IC}{h_{FE}}$$

2. Then calculate RC using relation

$$R_C = rac{V_{CC} - V_{CE}}{I_C + I_B}$$

3. Then calculate RC using relation


$$R_B = rac{V_{CE} - V_{BE}}{I_B}$$



Problem 3


For the collector-to-base bias circuit shown below, Determine the V_{CF} and I_{C} levels. The circuit has V_{CC} =15V, R_{C} =1.8k Ω , R_{B} =39K Ω , V_{BE} =0.7V, h_{FE} =50, V_{BF} =0.7V. Draw DC load line and indicate the Q

point.



Q'

Voltage divider bias circuit(approximate analysis)



Also known as emitter current bias From fig:

$$I_1 = I_2 + I_B$$

As I_B is very small $I_2 >> I_B$, hence $I_2 \approx I_1$

$$Vcc = I_1R_1 + I_2R_2$$

$$I_2 = \frac{Vcc}{R_1 + R_2}$$

Voltage
$$\frac{1}{R_1 + R_2}$$
 R2 is VB=I2R2,


$$V_B = V_{BE} + V_E$$

$$V_{
m E}=V_{
m B}-V_{
m BE}$$

School of Electrov ${f W}_{
m B}$ is constant sineering



Voltage divider bias circuit(approximate analysis)



But
$$V_E = I_E R_E$$

$$I_E = rac{V_B - V_{BE}}{R_E} = rac{V_E}{R_E}$$

 $I_E = I_B + I_C \approx I_C$, since base current is small Apply KVL to collector emitter circuit,

$$V_{CC} = I_{CRC} + V_{CR} + I_{RRR}$$


Since
$$I_E \approx I_C$$
,

$$V_{CE} = V_{CC} - I_C(R_C + R_E)$$



Problem 4


A voltage divider bias circuit has $V_{CC}=18V$, $R_1=33k\Omega$, $R_2=12k\Omega$, $R_E=1K\Omega$, $R_C=1.2k\Omega$, $R_{FE}=50$. Taking $V_{BE}=0.7V$, find V_{CE} , V_{CE} , V_{CE} , and V_{CE} . Draw the DC load line and locate Q point



gineering,




Transistor as a switch: NOT Gate



- A NOT gate simply inverts its input. If the input is HIGH, the output is LOW, and if the input is LOW, the output is HIGH.
- The input is connected through resistor R2 to the transistor's base.
- When no voltage is present on the input, the transistor turns off. When the transistor is off, no current flows through the collector-emitter path.
- Thus, current from the supply voltage (Vcc in the schematic) flows through resistor R1 to the output. In this way, the circuit's output is HIGH when its input is LOW.



DTL NAND Gate



- When both input A and B are given with 0 V, both of the diodes are in forward biased condition that is in ON condition.
- Supply voltage will get path to the ground through diode D₁ and D₂.
- When both of the inputs are given with +5 V
 that is logical 1, both of the diodes are in OFF
 condition and hence supply voltage will
 appear at the base terminal of the transistor T
 which makes it switched ON and supply
 voltage gets a path to the ground through this
 transistors.



References

- https://www.tutorialspoint.com/amplifiers/methods_of_tran_ sistor_biasing.htm
- 2. https://www.britannica.com/technology/transistor

