


# Basic Electronics

## 18EECF101

### Unit: I

### Chapter 3: Transistor



*At the end of the topic, students should be able to:*

1. Discuss on the transistor CE configuration.
2. Explain significance of DC load line and operating point.
3. Realize the simple applications using transistor.

**CO-2: Describe the characteristics of semiconductor devices and their applications in rectifiers, switches, regulators and gates.**

## Key concepts

1. Transistor construction and operation
2. Transistor voltages and currents
3. Common emitter input and output characteristics
4. DC Load line & Q Point
5. Transistor biasing
6. Base bias circuit
7. Collector base circuit
8. Voltage divider circuit
9. Transistor as switch: NOT gate and DTL NAND gate

# Bipolar Junction Transistors

**William Shockley** invented the first junction transistor, a semiconductor device that can **amplify electronic signals** such as radio and television signals.

It is an essential ingredient of every electronic circuit, from the simplest amplifier or oscillator to the most elaborate digital computer.

Thus understanding of transistor is very important.

The amplification in the transistor is achieved by passing the signal from a **region of low resistance** to a region of **high resistance**. This concept of transfer of resistance has given the name **transistor**.




The **current conduction** in bipolar transistors **is because of both the types of charge carriers**, holes and electrons. Hence it is called Bipolar Junction Transistors (**BJT**)

# Bipolar Junction Transistors


BJTs are basically of two types: **an n-p-n and p-n-p type.**

When the transistor is formed by sandwiching a single p-region between two n regions its is (a) npn type transistor.

The pnp type has single n region between two p regions.



npn transistor.



pnp transistor.

# Construction

The middle region of each transistor type is called **base of the transistor**. This region is very **thin and lightly doped**.

The remaining two regions are called emitter and collector.

The **emitter and collector are heavily doped**.

But the doping level in **emitter is slightly greater** than that of a **collector**.


Collector region- **area is slightly more** than that of a emitter.

# Unbiased-transistor


A transistor has two p-n junctions. One junction is between the emitter and the base and is called the emitter-base junction ( $J_E$ )

The other junction is between the base and collector and is called collector-base junction,  $J_C$ .

Thus the transistor is like two p-n junction diodes connected back-to-back.



(a) npn transistor



(b) pnp transistor



Two-diode transistor analogy

# Unbiased-transistor

An unbiased transistor means a transistor with no external voltage is applied

Since transistor is like the two pn junction diodes connected back-to-back, there are depletion regions at the both junctions, emitter junction and collector junction.

But because of different doping levels in the three regions, two depletion regions do not have same width





# Biased Transistor

In order to operate transistor properly as a amplifier, it is necessary to correctly bias the two pn junctions with external voltage.

Depending upon external bias voltage polarities applied , the transistor works in one of the three regions

1) Active region    2) Cut-off region    3) Saturation



Region	Emitter base junction	Collector base junction
Active	Forward biased	Reverse biased
Cut-off	Reverse biased	Reverse biased
Saturation	Forward biased	Forward biased

**Transistors work as an amplifier while they work in the active region.**

# Biased Transistor

To bias the transistor in its active region, the E-B junction is forward biased and C-B junction is reverse biased.

Depending upon external bias voltage polarities applied, the transistor works in one of the three regions




# Working-Biased Transistor


**Let us consider the npn transistor for our discussion!!!!**

The B-E junction is FB by the dc source  $V_{EE}$ . Thus, the depletion region at this junction is reduced.


The C-B junction is RB, increasing depletion region at C-B junction.




# Working-Biased Transistor



$$I_E = I_B + I_C$$




# Working




[https://www.google.com/search?q=transistor+action+gif&tbm=isch&ved=2ahUKEwjwM3d0-fwAhVylLoAHv1HCv4Q2-cAgQABAA&oeq=transistor+action+gif&gs\\_l=cp=CgkpbW/cQAuofCQAQQAoHCAQQAQMQQaoCCAAGBggAEAUQHjoGCAAGCBAsQgQAABAYOgQAABAUUMHfNwG7VjgmA1aABwAHpAgAQQAoGgAg6SAQgwLjEwLjAuMzYgBAABAAuB2C2d3cy13aXotdW1nWAB&scrlent=mg&ei=fW1uYK3i\\_Ko3LUPZY6BAU&bih=657&biw=1360&imgref=y6fmarNick7L1M&imgd=DoUto1mGmT5M](https://www.google.com/search?q=transistor+action+gif&tbm=isch&ved=2ahUKEwjwM3d0-fwAhVylLoAHv1HCv4Q2-cAgQABAA&oeq=transistor+action+gif&gs_l=cp=CgkpbW/cQAuofCQAQQAoHCAQQAQMQQaoCCAAGBggAEAUQHjoGCAAGCBAsQgQAABAYOgQAABAUUMHfNwG7VjgmA1aABwAHpAgAQQAoGgAg6SAQgwLjEwLjAuMzYgBAABAAuB2C2d3cy13aXotdW1nWAB&scrlent=mg&ei=fW1uYK3i_Ko3LUPZY6BAU&bih=657&biw=1360&imgref=y6fmarNick7L1M&imgd=DoUto1mGmT5M)

# Transistor Voltages n-p-n type




(a) Terminal voltages




(b) Simple circuit showing voltage sources

# Transistor Voltages p-n-p type



(a) Terminal voltages



(b) Simple circuit showing voltage sources

## $\alpha$ and $\beta$ of transistor

The current gain in the **common-emitter circuit** is called **Beta ( $\beta$ )**. Beta is the relationship of collector current (output current) to base current (input current). To calculate beta, use the following formula :


$$\beta = \frac{I_C}{I_B} \quad \beta \approx 25 \text{ to } 300$$

The current gain in the **common-base circuit** is calculated in a method similar to that of the common emitter except that the input current is  $I_E$  not  $I_B$  and the term Alpha ( $\alpha$ ) is used in place of beta for gain. Alpha is the relationship of collector current (output current) to emitter current (input current). Alpha is calculated using the formula :

$$\alpha = \frac{I_C}{I_E} \quad \alpha < 1$$



# Equation of $I_C$ in terms of $I_B$ and $\alpha_{dc}$



$$\therefore I_E = I_C + I_B$$

$$\alpha_{dc} = \frac{I_C}{I_E}$$

$$\text{or } I_C = \alpha_{dc} I_E$$

Obtain the relationship between  $\alpha_{dc}$  and  $\beta_{dc}$ .

$$I_C = \frac{\alpha_{dc}}{1 - \alpha_{dc}} I_B$$

$$\frac{I_C}{I_B} = \frac{\alpha_{dc}}{1 - \alpha_{dc}}$$

$$\beta_{dc} = \frac{I_C}{I_B}$$

$$\beta_{dc} = \frac{\alpha_{dc}}{1 - \alpha_{dc}}$$

Find  $\beta_{dc}$  in terms of  $\alpha_{dc}$ .

$$\beta_{dc} = \frac{\alpha_{dc}}{1 - \alpha_{dc}}$$

$$\text{or } \beta_{dc}(1 - \alpha_{dc}) = \alpha_{dc}$$

$$\beta_{dc} - \beta_{dc}\alpha_{dc} = \alpha_{dc}$$

$$\beta_{dc} = \alpha_{dc} + \beta_{dc}\alpha_{dc}$$

$$= (1 + \beta_{dc})\alpha_{dc}$$

$$\therefore \alpha_{dc} = \frac{\beta_{dc}}{1 + \beta_{dc}}$$

## Problems

Calculate the values of  $I_C$ ,  $I_E$  and  $\beta_{dc}$  for a transistor with  $\alpha_{dc} = 0.98$  and  $I_B = 120 \mu A$ .

$$I_C = \frac{\alpha_{dc}}{1 - \alpha_{dc}} I_B$$

Given,  $\alpha_{dc} = 0.98$  and  $I_B = 120 \mu A = 0.12 \text{ mA}$

$$I_C = \frac{0.98}{1 - 0.98} (0.12) \text{ mA}$$


$$\text{or } I_C = 5.88 \text{ mA}$$

$$\begin{aligned} I_E &= I_C + I_B \\ &= (5.88 + 0.12) \text{ mA} \\ &= 6 \text{ mA} \end{aligned}$$

$$\begin{aligned} \beta_{dc} &= \frac{\alpha_{dc}}{1 - \alpha_{dc}} = \frac{0.98}{1 - 0.98} = 49 \\ \therefore \beta_{dc} &= 49 \end{aligned}$$

# Problems

2. For the circuit shown below, find ;  
 (a) The values of  $\alpha$  and  $\beta$  of the transistor



(b) Value of  $I_B$  for a desired  $I_C$  of 5mA

$$\beta_{dc} = \frac{I_C}{I_B} = \frac{1.2 \text{ mA}}{20 \mu\text{A}} = \frac{1.2 \text{ mA}}{0.02 \text{ mA}}$$

$$\text{or } \beta_{dc} = 60$$

$$\alpha_{dc} = \frac{\beta_{dc}}{1 + \beta_{dc}} = \frac{60}{61}$$

$$\text{or } \alpha_{dc} = 0.984$$

$$I_C = 5 \text{ mA}$$

$$\begin{aligned} I_B &= \frac{I_C}{\beta_{dc}} \\ &= \frac{5 \text{ mA}}{60} \\ &= 83.33 \mu\text{A} \end{aligned}$$

# Problems

3. For a certain transistor circuit,  $I_C = 12.42 \text{ mA}$  and  $I_B = 200 \mu\text{A}$

- Find  $I_E$
- Find  $\alpha$  and  $\beta$  of the transistor
- Find  $I_C$  when  $I_B = 150 \mu\text{A}$

(a)

$$I_E = I_C + I_B = (12.42 + 0.2) \text{ mA}$$

$$\therefore I_E = 12.62 \text{ mA}$$

(b)

$$\alpha_{dc} = \frac{I_C}{I_E} = \frac{12.42}{12.62}$$

$$\text{or } \alpha_{dc} = 0.9842$$

$$\beta_{dc} = \frac{I_C}{I_B} = \frac{12.42}{0.2} = 62.1$$

(c) When  $I_B = 150 \mu\text{A} = 0.15 \text{ mA}$ ,

$$I_C = \beta_{dc} I_B = (62.1)(0.15) \text{ mA}$$

$$\therefore I_C = 9.315 \text{ mA}$$

# Problems

4. Find  $I_C$  and  $I_E$  For a transistor with ,  $\alpha = 0.99$  and  $I_B = 20\mu A$

## Problems

5. A certain transistor circuit has  $I_C = 16 \text{ mA}$  and  $I_E = 16.14 \text{ mA}$ . Find the new values of  $I_C$  and  $I_E$ , for the same base current if the Transistor is replaced with a transistor of  $\beta = 25$

Given,  $I_C = 16 \text{ mA}$  and  $I_E = 16.04 \text{ mA}$

$$I_B = I_E - I_C = (16.04 - 16) \text{ mA} = 0.04 \text{ mA}$$

$$\therefore I_B = 40 \mu\text{A}$$

When a transistor with  $\beta_{dc} = 25$  is used,

$$I_C = \beta_{dc} I_B = 25 \times 0.04 \text{ mA}$$

$$\therefore I_C = 1 \text{ mA}$$

$$\text{and } I_E = I_C + I_B = (1 + 0.04) \text{ mA}$$

$$\therefore I_E = 1.04 \text{ mA}$$

For the existing transistor

$$\beta_{dc} = \frac{I_C}{I_B} = \frac{16}{0.04} = 400$$

# Current amplification in Transistors

By definition

$$\beta_{dc} = \frac{I_C}{I_B}$$

For changes in  $\Delta I_B$  and  $\Delta I_C$  in the collector and base currents

$$\beta_{ac} = \frac{\Delta I_C}{\Delta I_B} \quad \beta_{ac} = \frac{I_c}{I_b}$$

$$h_{fe} = \frac{I_c}{I_b}$$

if  $\Delta I_B = \pm 10 \mu A$  in a transistor with  $\beta_{ac} = 200$ , the change in collector current is

$$\begin{aligned} \Delta I_C &= (\pm 10 \mu A) 200 \\ &= \pm 2 \text{ mA} \end{aligned}$$

$I_c$  and  $I_b$  are the *ac* collector current and *ac* base current.

**Thus for a small variation in base current results in large variations in collector currents**



# Voltage amplification in Transistors

Consider the transistor circuit shown. For a given  $I_B$ , we can obtain  $I_C$  as

$$I_C = \beta_{dc} I_B$$


By applying KCL at collector loop

$$V_{CC} = V_C + V_{RC}$$


$$\therefore V_C = V_{CC} - V_{RC}$$

where  $V_{RC}$  = voltage across  $R_C$   
 $= I_C R_C$

$$\therefore V_C = V_{CC} - I_C R_C$$



For a given change in input voltage  $\Delta V_B$ , we can find the change in base current  $\Delta I_B$  the transistor input characteristic as shown



$$\therefore \Delta I_C = \beta_{dc} \Delta I_B$$

$$V_C = V_{CC} - I_C R_C$$


$$v_o = |\Delta V_C| = |\Delta I_C R_C|$$

Voltage gain of transistor is given by

$$A_V = \frac{\Delta V_C}{\Delta V_B}$$


# Common Emitter Configuration

Input Characteristics: Variation of  $I_B$  as a function of  $V_{BE}$  at constant  $V_{CE}$



nnp or pnp type??

To which device V-I characteristics, does the input characteristics of transistor resemble?



The common-emitter input characteristics.

# Input characteristics

The CE Input Characteristics resembles the V-I characteristics of forward biased p-n junction diode


It is important to note the  $I_B$  is the small portion of total emitter current  $I_E$  that flows across the FB B-E junction

We find that at a constant  $V_{BE}$ ,  $I_B$  decreases with increase in  $V_{CE}$ .

This is due to the fact that with increase in  $V_{CE}$ , the depletion region at the reverse biased collector-base junction widens, which reduces the base width.

Consequently, more charge carriers from the emitter flow across the C-B junction and fewer flow out of the base terminal

The reduction in base width due to increase in  $V_{CE}$  is called **base width modulation or Early effect**.



The common-emitter input characteristics.

# Output Characteristics

**Input Characteristics:** Variation of  $I_C$  as a function of  $V_{CE}$  at constant  $I_B$

$I_B$  is set to a convenient value,  $V_{CE}$  is varied in suitable steps and at each step  $I_C$  value is recorded.


The same procedure is repeated for different settings of  $I_B$ .

When the base current  $I_B$  is 0 A, **the transistor operates in cut-off region**. In this region both the junctions are RB


$I_B$  is increased by from 0 A to  $20\mu\text{A}$  by increasing  $V_{BE}$ .

When the output voltage is reduced to a small value (say 0.2 V), the CB junction is FB.

Since both junctions are FB, transistor operates in **saturation region**.



# Regions of operation



In the **active state**, collector current is  $\beta$  times the base current.

If the transistor is **cut-off**, there is no base current, so there is no collector or emitter current. That is collector emitter pathway is open

In **saturation**, the collector and emitter are, in effect, shorted together. That is the transistor behaves as though a switch has been closed between the collector and emitter

# Transistor biasing

**The transistor needs to be operated in an appropriate region of its characteristics depending upon the application of the circuit.**

**When the transistor is used as amplifier it should operate in active region.**

**The required current and voltages in the transistor circuit are established by using resistive networks with DC power supply.**

**The process is called biasing and the DC power supply along with resistors used for purpose of biasing is called bias circuit.**

**When it is operated in cut-off and saturation it can be used as a switch.**

# The DC load line & operating point


The DC load line for a transistor circuit is a graphical representation of output equation drawn on the transistor output characteristics.

For a C-E circuit, the load line is a graph of collector current ( $I_C$ ) versus collector-emitter voltage ( $V_{CE}$ ), for a given value of collector resistance ( $R_C$ ) and a given supply voltage ( $V_{CC}$ ).

The load line shows all corresponding levels of  $I_C$  and  $V_{CE}$  that can exist in a particular circuit.

# Procedure for drawing DC load line

Consider an npn transistor in CE configuration biased in the active region.



Apply KVL at input loop (B-E circuit)

$$V_{CC} = I_B R_B + V_{BE}$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

The collector current is given by,

$$I_C = h_{FE} I_B$$

Apply KVL at output loop (B-C circuit)

$$V_{CC} = I_C R_C + V_{CE}$$

$$I_C = \frac{V_{CC} - V_{CE}}{R_C}$$

Comparing the eqn with straight line eqn

$$y = mx + c$$

$$I_C = \frac{V_{CC}}{R_C} - \frac{V_{CE}}{R_C}$$

$$m = \text{slope} = -1/R_C \text{ and } c = V_{CC}/R_C$$

To determine 2 points on the graph we assume  $V_{CE} = V_{CC}$  &  $V_{CE} = 0$

a) When  $V_{CE} = V_{CC}$ ;  $I_C = 0$  .....(Point A)

b) When  $V_{CE} = 0$ ;  $I_C = \frac{V_{CC}}{R_C}$  ... .. (Point B)




## Procedure for drawing DC load line

To determine 2 points on the graph we assume  $V_{CE} = V_{CC}$  &  $V_{CE} = 0$

a) When  $V_{CE} = V_{CC}$ ;  $I_C = 0$  ..... (Point A)


b) When  $V_{CE} = 0$ ;  $I_C = \frac{V_{CC}}{R_C}$  ... .. (Point B)



# Selection of operating point



The operating point(Q point) can be selected at 3 different positions on the dc load line

- 1) Near cut-off
- 2) Near active
- 3) Near Saturation



## Problem

For the circuit shown below draw the DC load line



## Biasing circuits


Following are the 3 biasing circuits which are commonly used

- a) Base bias Circuit
- b) Collector bias Circuit
- c) Voltage divider circuit

The biasing circuit must ensure constant levels of the Q point current  $I_C$  and voltage  $V_{CE}$  regardless the transistor replacement and circuit temperature variation.

Voltage divider bias circuit provides excellent stability of  $I_C$  and  $V_{CE}$  levels and hence it is commonly used to bias transistors in amplifier circuits.

## Base bias circuit



Applying Kirchhoff's Voltage Law to the base-emitter circuit we have

$$V_{CC} = I_B R_B + V_{BE}$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

$V_{BE}$  is taken as 0.7 V for a Silicon transistor and as 0.3 V for a Germanium transistor.  
 $V_{CC} \gg V_{BE}$ .

Therefore  $V_{CC} - V_{BE} \simeq V_{CC}$ . Now, from equation we have

$$I_B \simeq \frac{V_{CC}}{R_B}$$

Since  $V_{CC}$  and  $R_B$  are constant quantities,  $I_B$  is a constant quantity.

The collector current is calculated as

$$V_{CC} = I_C R_C + V_{CE}$$

$$V_{CE} = V_{CC} - I_C R_C$$

$$I_C = h_{FE} I_B$$

# Base bias circuit-Problems

1. For a base bias circuit,  $V_{CC}=18V$ ,  $R_C=2.2k\Omega$ ,  $R_B=470k\Omega$ ,  $V_{BE}=0.7V$ . Find the levels of  $I_C$  and  $V_{CE}$  when  $h_{FE(min)}=50$  and  $h_{FE(max)}=200$ . Draw the DC load line and indicate the Q points

**Case 1:** When  $h_{FE} = h_{FE(min)} = 50$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

$$= \frac{18V - 0.7V}{470k\Omega} = 36.81 \mu A$$

$$I_C = h_{FE(min)} I_B$$

$$= 50 \times 36.81 \mu A = 1.84 mA$$

$$V_{CE} = V_{CC} - I_C R_C$$

$$= 18V - (1.84 mA \times 2.2k\Omega) = 13.95V$$

$$Q_1(V_{CE}, I_C) = Q_1(13.95V, 1.84mA)$$

**Case 2:** When  $h_{FE} = h_{FE(max)} = 200$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

$$= \frac{18V - 0.7V}{470k\Omega}$$

$$= 36.81 \mu A$$

Note that  $I_B$  is unaffected by  $h_{FE}$

$$I_C = h_{FE(max)} I_B$$

$$= 200 \times 36.81 \mu A$$

$$= 7.36 mA$$

$$V_{CE} = V_{CC} - I_C R_C$$


$$= 18V - (7.36 mA \times 2.2k\Omega)$$

$$= 1.81V$$

$$Q_2(V_{CE}, I_C) = Q_2(1.81V, 7.36mA)$$

## Base bias circuit-Problems

**Note:** Variation in  $h_{FE}$  results in drastic drift in the  $Q$  point.



## Base bias circuit-Problems


For the base bias circuit shown in Fig. 3.41, find  $I_B$ ,  $I_C$  and  $V_{CE}$  if  $R_C = 2.2 \text{ k}\Omega$ ,  $R_B = 470 \text{ k}\Omega$ ,  $V_{CC} = 18 \text{ V}$ ,  $h_{FE} = 100$ ,  $V_{BE} = 0.7 \text{ V}$ . Draw the DC load line and indicate the  $Q$  point.

$$\begin{aligned} I_B &= \frac{V_{CC} - V_{BE}}{R_B} \\ &= \frac{18 \text{ V} - 0.7 \text{ V}}{470 \text{ k}\Omega} \\ &= 36.81 \mu\text{A} \end{aligned}$$

$$\begin{aligned} I_C &= h_{FE} I_B \\ &= 100 \times 36.81 \mu\text{A} \\ &= 3.68 \text{ mA} \end{aligned}$$

$$\begin{aligned} V_{CE} &= V_{CC} - I_C R_C \\ &= 18 \text{ V} - (3.68 \text{ mA} \times 2.2 \text{ k}\Omega) \\ &= 9.9 \text{ V} \end{aligned}$$


Co-ordinates of  $Q$  point are  $Q(V_{CE}, I_C) = Q(9.9 \text{ V}, 3.68 \text{ mA})$





## Base bias circuit-Problems

3. In a circuit shown below a silicon transistor with  $\beta=50$  is used. Find  $I_C$  and  $V_{CE}$ . Draw the DC load line and indicate the Q point.



$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

$$= \frac{12\text{ V} - 0.7\text{ V}}{240\text{ k}\Omega}$$

$$= 0.047\text{ mA or } 47\text{ }\mu\text{A}$$

$$I_C = h_{FE} I_B$$

$$\beta = h_{FE} = 50$$

$$I_C = (50)(0.047\text{ mA})$$



$$= 2.35\text{ mA}$$

$$V_{CE} = V_{CC} - I_C R_C$$

$$= 12\text{ V} - (2.35\text{ mA})(2.2\text{ k}\Omega)$$


$$= 6.83\text{ V}$$

$$Q(V_{CE}, I_C) = Q(6.83\text{ V}, 2.35\text{ mA})$$



# Base-bias Circuit design

The base bias circuit is shown in Fig. 3.42



**Fig. 3.42** Base-bias circuit.

The values of  $V_{CC}$ ,  $V_{CE}$ ,  $V_{BE}$ ,  $I_C$  and  $h_{FE}$  will be given. The design steps are as follows:

- (a) First calculate  $R_C$  using the relation

$$R_C = \frac{V_{CC} - V_{CE}}{I_C} \quad (3.35)$$

- (b) Then calculate  $I_B$  using the relation

$$I_B = \frac{I_C}{h_{FE}}$$

- (c) Finally calculate  $R_B$  using the relation

$$R_B = \frac{V_{CC} - V_{BE}}{I_B}$$

## Base-bias Circuit design

Design a base bias circuit to have  $V_{CE} = 5\text{ V}$  and  $I_C = 5\text{ mA}$ . The supply voltage is  $15\text{ V}$  and the transistor has  $h_{FE} = 100$ .

$$V_{CE} = 5\text{ V}, \quad I_C = 5\text{ mA}$$

$$V_{CC} = 15\text{ V}, \quad h_{FE} = 100$$


$$\begin{aligned} R_C &= \frac{V_{CC} - V_{CE}}{I_C} \\ &= \frac{15\text{ V} - 5\text{ V}}{5\text{ mA}} \\ &= 2\text{ k}\Omega \end{aligned}$$

$$\begin{aligned} I_B &= \frac{I_C}{h_{FE}} \\ &= \frac{5\text{ mA}}{100} \\ &= 0.05\text{ mA} \end{aligned}$$


$$R_B = \frac{V_{CC} - V_{BE}}{I_B}$$

Assume a Silicon transistor for which  $V_{BE} = 0.7\text{ V}$

$$\therefore R_B = \frac{15\text{ V} - 0.7\text{ V}}{0.05\text{ mA}} = 286\text{ k}\Omega$$



# Collector to Base bias



Applying KVL to the path consisting of the drops  $V_{CE}$ ,  $I_B R_B$ , and  $V_{BE}$  we have,

$$V_{CE} - I_B R_B - V_{BE} = 0$$

$$V_{CE} = I_B R_B + V_{BE}$$

$$I_B = \frac{V_{CE} - V_{BE}}{R_B}$$

Applying KVL to the C-E loop,

$$V_{CC} - R_C(I_B + I_C) - V_{CE} = 0$$

$$V_{CE} = V_{CC} - R_C(I_B + I_C)$$

Substituting equation for  $V_{CE}$  in above equation

$$I_B R_B + V_{BE} = V_{CC} - R_C(I_B + I_C)$$

$$I_B R_B + I_B R_C + I_C R_C = V_{CC} - V_{BE}$$

Using  $I_C = h_{FE} I_B$ ,

$$I_B R_B + I_B R_C + h_{FE} I_B R_C = V_{CC} - V_{BE}$$

$$I_B [R_B + (1 + h_{FE}) R_C] = V_{CC} - V_{BE}$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (1 + h_{FE}) R_C}$$

- (a)  $I_C R_C$  increases
- (b)  $V_{CE}$  decreases
- (c)  $I_B$  decreases
- (d)  $I_C = h_{FE} I_B$  decreases

# Collector to Base bias-Problems

5.A collector-to-bias circuit shown has ,  $V_{CC}=15V$ ,  $R_C=1.8k\Omega$ ,  $R_B=39k\Omega$ ,  $V_{BE}=0.7 V$ . Find the levels of  $I_C$  and  $V_{CE}$  when  $h_{FE}=50$  . Draw the DC load line and indicate the Q points

$$V_{CC} = 15 V, \quad V_{BE} = 0.7 V, \quad h_{FE} = 50$$

$$R_C = 1.8 k\Omega, \quad h_{FE} = 50, \quad R_B = 39 k\Omega$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (1 + h_{FE})R_C} = \frac{15 V - 0.7 V}{39 k\Omega + (1 + 50)(1.8 k\Omega)}$$

$$= 0.109 \text{ mA}$$

$$I_C = h_{FE} I_B$$

$$= (50)(0.109 \text{ mA})$$

$$= 5.45 \text{ mA}$$

$$V_{CE} = I_B R_B + V_{BE}$$

$$= (0.109 \text{ mA})(39 k\Omega) + 0.7 V$$


$$= 4.95 V$$

$$\text{or } V_{CE} = V_{CC} - R_C(I_C + I_B)$$

$$= 15 - 1.8 k\Omega(5.45 + 0.109) \text{ mA}$$

$$= 4.9938 V$$


$$Q(V_{CE}, I_C) = Q(4.95 V, 5.45 \text{ mA})$$



## Collector to Base bias-Problems

A collector-to-base bias circuit has  $V_{CC} = 15\text{ V}$ ,  $R_C = 5.6\text{ k}\Omega$ ,  $R_B = 82\text{ k}\Omega$  and  $V_{CE} = 5\text{ V}$ . Determine the transistor  $h_{FE}$  value. Calculate new  $V_{CE}$  level when a transistor with  $h_{FE} = 50$  is substituted.

# Collector to Base bias-Design



The values of  $V_{CC}$ ,  $V_{CE}$ ,  $V_{BE}$ ,  $I_C$  and  $h_{FE}$  will be given. The design steps are as follows.

- (a) First calculate  $I_B$  using the relation

$$I_B = \frac{I_C}{h_{FE}} \quad (3.42)$$

- (b) Then calculate  $R_C$  using the relation

$$R_C = \frac{V_{CC} - V_{CE}}{I_C + I_B}$$

- (c) Finally calculate  $R_B$  using the relation

$$R_B = \frac{V_{CE} - V_{BE}}{I_B}$$

# Collector to Base bias-Problems

Design a collector-to-base bias circuit to have  $V_{CE} = 5\text{ V}$  and  $I_C = 5\text{ mA}$  when the supply voltage is  $15\text{ V}$  and the transistor  $h_{FE}$  is  $100$ ,  $V_{BE} = 0.7\text{ V}$ .

$$V_{CE} = 5\text{ V}, \quad I_C = 5\text{ mA}, \quad V_{BE} = 0.7\text{ V}$$

$$V_{CC} = 15\text{ V}, \quad h_{FE} = 100$$

$$I_B = \frac{I_C}{h_{FE}} = \frac{5\text{ mA}}{100}$$

$$= 0.05\text{ mA}$$

$$R_C = \frac{V_{CC} - V_{CE}}{I_C + I_B}$$

$$= \frac{15\text{ V} - 5\text{ V}}{5\text{ mA} + 0.05\text{ mA}}$$


$$= 1.98\text{ k}\Omega$$

$$R_B = \frac{V_{CE} - V_{BE}}{I_B}$$

$$= \frac{5\text{ V} - 0.7\text{ V}}{0.05\text{ mA}}$$

$$= 86\text{ k}\Omega$$

The circuit with designed component values is shown below.





## Collector to Base bias-Problems

- A collector-to-base bias circuit has  $V_{CC} = 30\text{ V}$ ,  $R_C = 8.2\text{ k}\Omega$  and the transistor  $h_{FE} = 100$ . Calculate the required base resistance value to give  $V_{CE} = 7\text{ V}$ . Take  $V_{BE} = 0.7\text{ V}$ .


# Voltage-divider- Approximate analysis

1. Voltage divider bias also known as emitter current –bias gives the most stable operating point when compared to base bias & collector-to-bias circuits
2. In this circuit the levels of  $I_C$  and  $V_{CE}$  are almost independent of  $h_{FE}$  value.
3. In approximate analysis the base current is assumed to be much smaller than the voltage divider  $I_2$ .

Resistors  $R_1$  and  $R_2$  constitute a voltage divider that divides the supply voltage to produce the base bias voltage  $V_B$ .

$$I_1 = I_2 + I_B \quad (3.45)$$

Voltage divider bias circuits are normally designed to have the voltage divider current  $I_2$  very much larger than the transistor base current  $I_B$ . i.e.,  $I_2 \gg I_B$ . From equation 3.45 we get  $I_2 \simeq I_1$ . Note that same current flows through  $R_1$  and  $R_2$ .



# Voltage-divider- Approximate analysis

Voltage across  $R_2$  is,  $V_B = I_2 R_2$

$$V_B = \frac{V_{CC} R_2}{R_1 + R_2}$$

Note that  $V_B$  is a constant quantity

$$V_B = V_{BE} + V_E$$


$$V_E = V_B - V_{BE}$$

But  $V_E = I_E R_E$ . Using this relation in equation

$$I_E R_E = V_B - V_{BE}$$

$$I_E = \frac{V_B - V_{BE}}{R_E} = \frac{V_E}{R_E}$$

$I_E = I_B + I_C \simeq I_C$ , since base current is small. Since  $V_B$  is a constant quantity,  $I_C$  and  $I_E$  are held at constant level.



## Voltage-divider- Approximate analysis

Applying Kirchhoff's Voltage Law to the collector emitter circuit we have

$$V_{CC} = I_C R_C + V_{CE} + I_E R_E$$



Since  $I_E \simeq I_C$ , we can write

$$V_{CE} = V_{CC} - I_C(R_C + R_E)$$

**Clearly, with  $I_C$  and  $I_E$  constant, the transistor collector-emitter voltage remains at a constant level. Note that transistor  $\beta$  value is not involved in any of the above equations!!!!!!**

## Voltage-divider- Approximate analysis

Analyse the voltage divider bias circuit shown below to determine emitter voltage  $V_E$ , collector voltage  $V_C$ , base voltage  $V_B$ , collector current  $I_C$  and collector to emitter voltage  $V_{CE}$ . Assume Silicon transistor with  $V_{BE} = 0.7 \text{ V}$ . Draw the DC load line and mark the Q point.



$$V_B = \frac{V_{CC}R_2}{R_1 + R_2} = \frac{18 \text{ V} \times 12 \text{ k}\Omega}{33 \text{ k}\Omega + 12 \text{ k}\Omega} = 4.8 \text{ V}$$

$$\begin{aligned} V_E &= V_B - V_{BE} \\ &= 4.8 \text{ V} - 0.7 \text{ V} \\ &= 4.1 \text{ V} \end{aligned}$$

$$\begin{aligned} I_E &= \frac{V_E}{R_E} \\ &= \frac{4.1 \text{ V}}{1 \text{ k}\Omega} \\ &= 4.1 \text{ mA} \end{aligned}$$


$$I_C \simeq I_E = 4.1 \text{ mA}$$

# Voltage-divider- Approximate analysis

$$\begin{aligned} V_{CE} &= V_{CC} - I_C(R_C + R_E) \\ &= 18 \text{ V} - (4.1 \text{ mA})(1.2 \text{ k}\Omega + 1 \text{ k}\Omega) \\ &= 8.98 \text{ V} \end{aligned}$$

$$\begin{aligned} V_C &= V_{CE} + I_E R_E \\ &= 8.98 \text{ V} + (4.1 \text{ mA})(1 \text{ k}\Omega) \\ &= 13.08 \text{ V} \end{aligned}$$

$$Q(V_{CE}, I_C) = Q(8.98 \text{ V}, 4.1 \text{ mA})$$



## Voltage-divider- Approximate analysis

A voltage divider bias circuit has  $V_{CC} = 15\text{ V}$ ,  $R_C = 2.7\text{ k}\Omega$ ,  $R_E = 2.2\text{ k}\Omega$ ,  $R_1 = 22\text{ k}\Omega$ ,  $R_2 = 12\text{ k}\Omega$ . Calculate  $V_E$ ,  $V_C$ ,  $I_C$  and  $V_{CE}$ . Draw the DC load line and mark the Q point. Take  $V_{BE} = 0.7\text{ V}$ .

# Voltage-divider- Approximate analysis-Design

- (a)  $I_2 = \frac{I_C}{10}$  This gives reasonably large value for  $R_1$  and  $R_2$  while still keeping  $I_2 \gg I_B$ . Large values of  $R_1$  and  $R_2$  are desirable to achieve high input impedance.

- (b)  $V_E$  should be selected much larger than  $V_{BE}$ , i.e.  $V_E \gg V_{BE}$ . The level of  $V_E$  in the range 3 V–5 V is reasonable.

- (c)  $R_E$  is calculated using

$$R_E = \frac{V_E}{I_C}$$

- (d)  $R_2$  is calculated using

$$R_2 = \frac{V_B}{I_2}$$

where  $V_B = V_{BE} + V_E$

- (e)  $R_1$  is calculated from the relation

$$\begin{aligned} V_{CC} &= I_1 R_1 + I_2 R_2 = I_2 R_1 + V_B \quad (\because I_1 \simeq I_2) \\ \Rightarrow R_1 &= \frac{V_{CC} - V_B}{I_C} \end{aligned}$$

- (f)  $R_C$  is obtained from the relation

$$\begin{aligned} V_{CC} &= I_C R_C + V_{CE} + V_E \\ \Rightarrow R_C &= \frac{V_{CC} - V_{CE} - V_E}{I_C} \end{aligned}$$



# Voltage-divider- Approximate analysis-Design

Design the voltage divider bias circuit to have  $V_{CE} = V_E = 5\text{ V}$  and  $I_C = 5\text{ mA}$ , when the supply voltage is  $15\text{ V}$ . Assume the transistor  $h_{FE}$  as  $100$  and  $V_{BE} = 0.7\text{ V}$ .

$$R_E = \frac{V_E}{I_E} \simeq \frac{V_E}{I_C}$$

$$= \frac{5\text{ V}}{5\text{ mA}}$$

$$= 1\text{ k}\Omega$$

$$I_2 = \frac{I_C}{10} = \frac{5\text{ mA}}{10} = 0.5\text{ mA}$$

$$V_B = V_{BE} + V_E$$

$$= 0.7\text{ V} + 5\text{ V}$$

$$= 5.7\text{ V}$$

$$R_2 = \frac{V_B}{I_2}$$

$$= \frac{5.7\text{ V}}{0.5\text{ mA}}$$

$$= 11.4\text{ k}\Omega$$

$$R_C = \frac{V_{CC} - V_{CE} - V_E}{I_C}$$


$$= \frac{15\text{ V} - 5\text{ V} - 5\text{ V}}{5\text{ mA}}$$

$$= 1\text{ k}\Omega$$


$$R_1 = \frac{V_{CC} - V_B}{I_2}$$

$$= \frac{15\text{ V} - 5.7\text{ V}}{0.5\text{ mA}}$$

$$= 18.6\text{ k}\Omega$$




# Transistor as a switch: NOT Gate



1. A NOT gate simply inverts its input. If the input is HIGH, the output is LOW, and if the input is LOW, the output is HIGH.
2. The input is connected through resistor R2 to the transistor's base.
3. When no voltage is present on the input, the transistor turns off. When the transistor is off, no current flows through the collector-emitter path. (**Cut-off region**)
4. Thus, current from the supply voltage (Vcc in the schematic) flows through resistor R1 to the output. In this way, the circuit's output is HIGH when its input is LOW.
5. When the input voltage is more than cut-in voltage, the transistor turns on (**Saturation region**). The output will be LOW when the input is high.




# DTL NAND Gate




$$Q = A \text{ NAND } B$$

Truth Table

Input A	Input B	Output Q
0	0	1
0	1	1
1	0	1
1	1	0



# Regions of operation



In the **active state**, collector current is  $\beta$  times the base current.

If the transistor is **cut-off**, there is no base current, so there is no collector or emitter current. That is collector emitter pathway is open

In **saturation**, the collector and emitter are, in effect, shorted together. That is the transistor behaves as though a switch has been closed between the collector and emitter

*At the end of the topic, students should be able to:*

1. Discuss on the transistor CE configuration.
2. Explain significance of DC load line and operating point.
3. Realize the simple applications using transistor.

**CO-2: Describe the characteristics of semiconductor devices and their applications in rectifiers, switches, regulators and gates.**

# THANK YOU



