RTL Report

Testbench	Pass (Pass/Failed)
Clock Cycle	50 (ns)
Total Time	13850 (ns)

Synthesis Report

Testbench	Pass (Pass/Failed)
Clock Cycle	50 (ns)
Cell Area	2125747.459873 (Please report Total cell area)
Total Time	13850 (ns)
Area*Time ²	29441602321

APR Report

Testbench	Pass (Pass/Failed)
Clock Cycle	50 (ns)
Cell Area	220096.766 (Please report Total area of Core)
Total Time	13850 (ns)
Area*Time ²	42219511896035

How to report area in Design Vision?

→ report_area > autoseller_area.txt, find Total cell area.

How to report area in Innovus?

→ File > Report > Summary > choose Text only, file name: summaryReport.rpt>OK, find Total area of Core.

RTL Simulation Result (截圖)

```
tb1
Loading snapshot worklib.tb:v ..................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
./dat/ref1.dat, ./dat/query1.dat and ./dat/golden1.dat were used for this simula
 ============= The test result is ..... PASS ==================
       **
       **
                    Congratulations !!
                                                  **
       ** All data have been generated successfully! **
       ***********
                                                       \(o)
                                                               (o)/
  total cycle:
                    276
Simulation complete via $finish(1) at time 6648 NS + 0
./tb.v:134 $finish;
ncsim> exit
[b07078@cad40 ICD final]$ 📕
_oading snapshot worklib.tb:v ........................ Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
./dat/ref2.dat, ./dat/query2.dat and ./dat/golden2.dat were used for this simula
tion.
 ============= The test result is ..... PASS ==================
       **
                    Congratulations !!
       ** All data have been generated successfully! **
       **********
  total cycle: 276
ncsim> exit
[b07078@cad40 ICD_final]$ |
```

```
tb1
Loading snapshot worklib.tb:v ............................... Done 
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
./dat/ref1.dat, ./dat/query1.dat and ./dat/golden1.dat were used for this simula
tion.
          ======== The test result is ..... PASS =================
        ***********
        **
                      Congratulations !!
                                                      **
                                                      **
        **
        ** All data have been generated successfully! **
        ***********
                                                            \(o)_
                                                                    (0)/
   total cycle:
Simulation complete via $finish(1) at time 6648 NS + 0 ./tb.v:134 $finish;
ncsim> exit
[b07078@cad40 ICD_final]$
```

tb2

```
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
./dat/ref2.dat, ./dat/query2.dat and ./dat/golden2.dat were used for this simula
tion.
     ========== The test result is ..... PASS ====================
       *****************
       **
                                                  **
                     Congratulations !!
       **
                                                   **
       ** All data have been generated successfully! **
                                                      w|\m
                                                                m
       ***********
                                                        \(o)<sub>_</sub>
                                                                (o)/
   total cycle:
                      276
Simulation complete via $finish(1) at time 6648 NS + 0
./tb.v:134 $finish;
ncsim> exit
[b07078@cad40 ICD_final]$
```

Synthesis Timing Report

```
PE1/U171/Y (NAND2BX1)
PE1/U175/Y (AND2X1)
PE1/U176/Y (OAI211X1)
PE1/U178/Y (AOI31X1)
                                                                                                               9.82 r
9.95 f
10.16 r
 PE1/U183/Y (A0I211X1)
                                                                                                               10.28 f
 PE1/U184/Y (NOR3BXL)
PE1/U20/Y (CLKINVX1)
 PE1/U187/Y (A0I31X1)
PE1/U188/Y (CLKINVX1)
PE1/U294/Y (NAND3BX1)
PE1/U23/Y (INVX3)
PE1/U17/Y (AOI31XL)
PE1/U14/Y (NAND4X2)
                                                                                                              11.91 r
PE1/U3/Y (OAI221X1)
PE1/H[4] (PE_0)
U6382/Y (NAND2BXL)
U13358/Y (OAI222XL)
U13359/Y (OAI222XL)
                                                                                                              12.82 r
                                                                                       0.24
0.58
0.25
                                                                                                              13.89 f
U13369/Y (A022X1)
U6380/Y (OAI21X1)
                                                                                                              14.18 f
14.48 r
U7132/Y (NOR3X1)
U6373/Y (NOR3BX1)
 U7136/Y (NOR3BX1)
                                                                                                              15.29 f
15.54 f
U7055/Y (AND4X1)
U6378/Y (NOR3BX1)
U7135/Y (NOR3BX1)
U7149/Y (AOI31X1)
                                                                                                               16.59 r
 U7148/Y (CLKBUFX3)
U9524/Y (OAI22XL)
                                                                                       0.46
0.17
                                                                                                              17.05 r
17.22 f
 U9523/Y (A0I221XL)
U7688/Y (NAND4X1)
pos_query_r_reg[3]/D (DFFRX1)
data arrival time
clock clk (rise edge)
clock network delay (ideal)
clock uncertainty
pos_query_r_reg[3]/CK (DFFRX1)
library setup time
                                                                                                              24.90
24.90 r
 data arrival time
  slack (MET)
```


Synthesis Area Report

```
Library(s) Used:
   typical (File: /home/raid7 2/course/cvsd/CBDK IC Contest/CIC/SynopsysDC/db/typical.db)
Number of ports:
Number of nets:
Number of cells:
                                   12203
Number of combinational cells:
                                   2018
Number of sequential cells:
Number of macros/black boxes:
                                       О
Number of buf/inv:
                                    1646
Number of references:
                                     118
Combinational area: 104588.696209
Buf/Inv area:
                             8203.534067
Noncombinational area:
                            71462.239006
Macro/Black Box area:
                                0.000000
                           1949696.524658
Net Interconnect area:
                            176050.935215
Total cell area:
                            2125747.459873
Total area:
```

Synthesis Power Report

	Wire Load Model	Library				
5W	tsmc13 <u></u> 1	wl10 slow				
Power-specifi	ing Voltage = 1.00 c unit information					
Voltage U		20-5				
Capacitan Time Unit	ce Units = 1.0000 s = 1ns	00p+				
		(derived from V	,C,T units)			
Leakage P	ower Units = 1pW					
	al Power = 2.1					
Net Switchi	ng Power = 48.3					
Total Dynamic						
Total Dynamic		369 mW (100%)				
		369 mW (100%)				
	Power = 2.2	369 mW (100%)				
Total Dynamic	Power = 2.2	369 mW (100%)	Leakage	Total		
	Power = 2.2	369 mW (100%) 993 uW	Power	Power		
Cell Leakage	Power = 2.2 Power = 31.99 Internal	369 mW (100%) 993 uW Switching	Power			
Cell Leakage Power Groupio_pad memory	Power = 2.2 Power = 31.9 Internal Power 0.0000 0.0000	369 mW (100%) 393 uW Switching Power 0.0000 0.0000	Power 0.0000 0.0000	Power 0.0000 0.0000	(0.00%) (0.00%)	
Cell Leakage Power Group io_pad memory black_box	Power = 2.2 Power = 31.9 Internal Power 0.0000 0.0000 0.0000	369 mW (100%) 993 uW Switching Power 0.0000 0.0000	Power 0.0000 0.0000 0.0000	Power 0.0000 0.0000 0.0000	(0.00%) (0.00%) (0.00%)	
Cell Leakage Power Group io_pad memory black_box clock_network	Power = 2.2 Power = 31.9 Internal Power 0.0000 0.0000 0.0000 0.0000	369 mW (100%) 993 uW Switching Power 0.0000 0.0000 0.0000	Power 0.0000 0.0000 0.0000 0.0000	0.0000 0.0000 0.0000 0.0000	(0.00%) (0.00%) (0.00%) (0.00%)	
Power Group io_pad memory black_box clock_network	Power = 2.2 Power = 31.9 Internal Power 0.0000 0.0000 0.0000 0.0000 2.1827	369 mW (100%) 993 uW Switching Power 0.0000 0.0000 0.0000 0.0000 4.5407e-03	Power 0.0000 0.0000 0.0000 0.0000 1.4578e+07	Power 0.0000 0.0000 0.0000 0.0000 2.2018	(0.00%) (0.00%) (0.00%) (0.00%) (0.00%)	
Cell Leakage Power Group io_pad memory plack_network register sequential	Power = 2.2 Power = 31.9 Internal Power 0.0000 0.0000 0.0000 2.1827 0.0000	369 mW (100%) 993 uW Switching Power 0.0000 0.0000 0.0000 4.5407e-03 0.0000	Power 0.0000 0.0000 0.0000 0.0000 1.4578e+07 0.0000	9.0000 9.0000 9.0000 9.0000 9.0000 2.2018 9.0000	(0.00%) (0.00%) (0.00%) (0.00%) (0.00%) (97.04%) (0.00%)	
Cell Leakage Power Groupio_pad	Power = 2.2 Power = 31.9 Internal Power 0.0000 0.0000 0.0000 0.0000 2.1827 0.0000 5.8309e-03	369 mW (100%) 993 uW Switching Power 0.0000 0.0000 0.0000 0.0000 4.5407e-03 0.0000 4.3819e-02	Power 0.0000 0.0000 0.0000 0.0000 1.4578e+07	0.0000 0.0000 0.0000 0.0000 2.2018 0.0000 6.7071e-02	(0.00%) (0.00%) (0.00%) (0.00%) (97.04%) (0.00%) (2.96%)	

APR NanoRoute Innovus Result (截圖)



APR Simulation Result (截圖)

```
tb1
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
./dat/ref1.dat, ./dat/query1.dat and ./dat/golden1.dat were used for this simulation.
*************
     **
                Congratulations !!
     **
                                        **
     ** All data have been generated successfully! **
     ***********
                                            \(o)
  total cycle:
                 276
Simulation complete via $finish(1) at time 13850 NS + 0
./tb.v:134
              $finish;
tb2
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
./dat/ref2.dat, ./dat/query2.dat and ./dat/golden2.dat were used for this simulation.
 *************
                 Congratulations !!
      ** All data have been generated successfully! **
                                            \(o)
                                                  (o)/
  total cycle:
                 276
Simulation complete via $finish(1) at time 13850 NS + 0
              $finish;
```

Report

(If you don't pass APR, the score will be determined by the completeness of the report below)