COL215 - Assignment 2.

Design overview of Digital Clock

Inputs: 1) Clock (10 MHz, 107 eycles per sec)

2) 5-push buttons of different
functions/features

Output: 4 seven-segment displays, each one displaying 4 out of 6 digits of time in 24 har fearmat i.e. hh: mm: ss, probably with a decimal point for denoting mode of display

Denote displays as d1, d2, d3, d4 and push-buttons as b1, b2, b3, b4, b5

## User interface:


A, B, C, D, E, F, 6 -> segments (in bits)

P -> definal point (bit)

1 Digital Clock Display Mode/ 0 0 0 0 0 Time Select Mode b2 b3 b4 b5 Mode selectory hhimm on In display mode of digital clock,


b1 -> button for hh: mm display found

b2 -> button for mm: ss display format b3 -> reset button (resets the clock to 00:00:00) In time setting/time selecting mode, 61 -> up-counter button for digit d1 62 - up-counter button for digit d2 63 -> up-counter button por digit d3 64 -> up-counter button for digit d4 The max count of these digits depends upon the format of display i.e. whether second represents how, minute or



- -Note that 65 is a toggle button
- -> Status of all buttons is checked at rusing edge of master clock
  - -> But time is changed at rising edge of converted clock of frequency 1 Hz
  - → b1, b2, b3, b4 are time setting buttons

## Circuit Design



-> Note the final digit displayed as output has a referesh period of