


ASM chart for Central Block (2)

Assuming $m \times n$ pixel array as input



~~Note that~~

In the ASM chart,

$I \rightarrow$ row no. of pixel

$J \rightarrow$ column no. of pixel

So, cell number of that pixel =

$$(I * \text{No. of columns}) + J$$

\rightarrow The pixels have been stored row-wise

\rightarrow Now, given I and J , the 3×3 filter window can be denoted by indices $I+i, J+j$ where $i, j \in \{-1, 0, 1\}$

$I-1, J-1$	$I-1, J$	$I-1, J+1$
$I, J-1$	(I, J)	$I, J+1$
$I+1, J-1$	$I+1, J$	$I+1, J+1$

Note that in VHDL code, I have taken i, j to range from 0 to 2 instead of -1 to 1.

\rightarrow And the counter ensures that only 9 cells are used to calculate the ~~product~~ pixel value of $Y[I, J]$.

\rightarrow The switch (0 or 1) decides which co-efficient matrix is taken from ROM.

\rightarrow Addresses addr_x and addr_y and the indices I, J are maintained as 16 bits while i, j are maintained as 2 bits with 0-index