File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	1 of 34

Specification For HINK 2.13"EPD

Model NO.: HINK-E0213A198

Product VER:A1

Customer Approval

Customer	
Approval By	
Date Of Approval	

It will be agreed by the receiver, if not sign back the Specification within 15days.

Prepared By	Checked By	Approval By
Eddie.Huang	Shi Hao	Hu Ziping

Seekink Confidential Page 1 of 34 2023/1/15



File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	2 of 34

Version	Content	Date	Producer
A0	New release	2022/12/8	Eddie.Huang
A1	Updated resolution	2023/1/15	Eddie

Seekink Confidential Page 2 of 34 2023/1/15



File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198	
Version	A1	Page Number	3 of 34	

CONTENTS

CONTENTS	
1. GENERAL DESCRIPTION	
2. FEATURES	4
3. APPLICATION	4
4. MECHANICAL SPECIFICATIONS	4
5. MECHANICAL DRAWING OF EPD MODULE	5
6. INPUT/OUTPUT TERMINALS	6
7. MCU INTERFACE	7
8. COMMAND TABLE	9
9. REFERENCE CIRCUIT	
10. ABSOLUTE MAXIMUM RATING	
11. DC CHARACTERISTICS	
12. AC CHARACTERISTICS	20
13. POWER ON /OFF SEQUENCE	
14. POWER CONSUMPTION	23
15. TYPICAL OPERATING SEQUENCE	23
16. OPTICAL CHARACTERISTICS	24
17. HANDLING, SAFETY AND ENVIROMENTAL REQUIREMENTS	27
18. RELIABILITY TEST	
19. BLOCK DIAGRAM	30
20. SHIPMENT INSPECTION SPECIFICATION	30
21. DEFINITION OF LABELS	错误!未定义书签。
22 PACKING	错误!未完义 40



Jiangxi Xingtai Technology Inc.

File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	4 of 34

1. General Description

HINK-E0213A198 is an Active Matrix Electrophoretic Display (AMEPD), with interface and a reference system design. The 2.13" active area contains 122*250 pixels, and has 1-bit B/W/R full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOM and border are supplied with each panel.

2. Features

- 122*250 pixels display
- High contrast
- High reflectance
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- Commercial temperature range
- Landscape, portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Waveform stored in On-chip OTP
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I2C signal master interface to read external temperature sensor/built-in temperature sensor

3. Application

Electronic Shelf Label System

4. Mechanical Specifications


Parameter	Specifications	Unit	Remark
Screen Size	2.13	Inch	
Display Resolution	122(H)×250(V)	Pixel	Dpi:130
Active Area	23.712(H)×48.548(V)	mm	
Pixel Pitch	0.1943*0.1942	mm	
Pixel Configuration	Rectangle		
Outline Dimension	29.2(H)×59.2 (V) ×0.96 (D)	mm	Contains the thickness of the masking film
FPL Type	E4.1F		
IC	UC8252C		
Weight	3 ± 0.5	g	



Jiangxi Xingtai Technology Inc.

File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	5 of 34

5. Mechanical Drawing of EPD module





Jiangxi Xingtai Technology Inc.

File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	6 of 34

6. Input/Output Terminals

Pin #	Single	Description	Remark
1	NC	Not Connected	Keep Open
2	GDR	N-MOS gate control	
3	RESE	Current sense input for control loop	
4	NC	Not Connected	Keep Open
5	VDHR	Positive source driver voltage for Red	
6	TSCL	I2C Interface to digital temperature sensor Clock pin	
7	TSDA	I2C Interface to digital temperature sensor Data pin	
8	BS	Bus Selection	Note 6-5
9	BUSY_N	Driver busy flag	Note 6-4
10	RST_N	Global reset pin	Note 6-3
11	DC	Command/Data input	Note 6-2
12	CSB	Serial communication chip select	Note 6-1
13	SCL	Serial communication clock input	
14	SDA	Serial communication data input/output	
15	VDDIO	IO power	
16	VDD	Digital power	
17	GND	Digital Ground	
18	VDDD	Digital power input	
19	VPP	OTP program power	
20	VSH	Positive source driver Voltage	
21	VGH	Positive Gate voltage	
22	VSL	Negative source driver voltage	
23	VGL	Negative Gate voltage	
24	VCOM	VCOM output	

Note 6-1: This pin (CSB) is the chip select input connecting to the MCU. The chip is enabled for MCU communication: only when CSB is pulled LOW.

Note 6-2: This pin (DC) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data will be interpreted as data. When the pin is pulled LOW, the data will be interpreted as command.

Seekink Confidential Page 6 of 34 2023/1/15



Jiangxi Xingtai Technology Inc.

File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	7 of 34

Note 6-3: This pin (RST_N) is reset signal input. When RST_N become LOW, driver will reset. All register will reset to default value. Driver all function will disable

Note 6-4: This pin (BUSY_N) is Busy state output pin. When Busy_N is LOW, the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy_N pin LOW when the driver IC is working such as:

- Outputting display waveform;
- Communicating with digital temperature sensor

Note 6-5: This pin (BS) is for 3-wire SPI or 4-wire SPI selection. When it is "Low", 4-wire SPI is selected. When it is "High", 3-wire SPI (9 bits SPI) is selected.

7. MCU Interface


7.1 MCU interface selection

E0213A198 can provide 3-wire/4-wire serial interface for command and display data transferred from the MCU. The serial interface supports 8-bit mode. Data can be input/output by clocks while the EPD module is active (CSB = LOW). While input, data are written in order from MSB at the clock rising edge. When too many parameters are input, the EPD module accepts only defined parameters, and ignores undefined ones.

BS	Interface	CSB	DC	SCL	SDA
High	3-Wire SPI	Available	Fix to GND	Available	Available
Low	4-Wire SPI	Available	Available	Available	Available

7.2 MCU Serial Peripheral Interface (4-wire SPI)

Data / Command is recognized with DC pin. Data are transferred in the unit of 8 bits. To prevent malfunction due to noise, it is recommended to set the CSB signal to HIGH every 8 bits. (The serial counter is reset at the rising edge of the CSB signal.)





Jiangxi Xingtai Technology Inc.

File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	8 of 34

Figure: 4-wire SPI read operation

7.3 MCU Serial Peripheral Interface (3-wire SPI)

Data / Command is recognized with the first bit transferred. Data are transferred in the unit of 9 bits. To prevent malfunction due to noise, it is recommended to set the CSB signal to HIGH every 9 bits. (The serial counter is reset at the rising edge of the CSB signal.)




Figure: 3-wire SPI write operation

The MSB bit of data will be output at SDA pin after the 1st SCL falling edge, if the 1st input data at SDA is high. Only in the case of OTP data read, the 1st packet of output data are dummy data.




Figure: 3-wire SPI read operation



Jiangxi Xingtai Technology Inc.

File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	9 of 34

8. COMMAND TABLE


W/R: 0: Write Cycle / 1: Read Cycle C/D: 0: Command / 1: Data D7-D0: -: Don't Care


(1) PANEL SETTING (PSR) (REGISTER: R00H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Cotting the nend	0	0	0	0	0	0	0	0	0	0	00H
Setting the panel	0	1	RES1	RES0	REG	KW/R	UD	SHL	SHD_N	RST_N	0FH


RES[1:0]: Display Resolution setting (source x gate)

00b:32x250 (Default) Active source channels: $S0 \sim S31$. Active gate channels: $G0 \sim G249$. 01b:64x250 Active source channels: $S0 \sim S63$. Active gate channels: $G0 \sim G249$. 10b:96x250 Active source channels: $S0 \sim S95$. Active gate channels: $S0 \sim G249$. 11b:128x250 Active source channels: $S0 \sim S127$. Active gate channels: $S0 \sim G249$.






01b



10b



11b

REG: LUT selection

0: LUT from OTP. (Default)

1: LUT from register.

KW/R: Black / White / Red

0: Pixel with Black/White/Red, KWR mode. (Default)

1: Pixel with Black/White, KW mode.

UD: Gate Scan Direction

0: Scan down. First line to Last line: $Gn-1 \rightarrow Gn-2 \rightarrow Gn-3 \rightarrow ... \rightarrow G0$

1: Scan up. (Default) First line to Last line: $G0 \rightarrow G1 \rightarrow G2 \rightarrow \dots \rightarrow Gn-1$

SHL: Source Shift Direction

0: Shift left. First data to Last data: $Sn-1 \rightarrow Sn-2 \rightarrow Sn-3 \rightarrow ... \rightarrow S0$

1: Shift right. (Default) First data to Last data: $S0 \rightarrow S1 \rightarrow S2 \rightarrow ... \rightarrow Sn-1$

SHD_N: Booster Switch

0: Booster OFF

1: Booster ON (Default)

When SHD_N becomes LOW, charge pump will be turned OFF, register and SRAM data will keep until VDD OFF. And Source/Gate/Border/VCOM will be released to floating.

RST N: Soft Reset

Seekink Confidential Page 9 of 34 2023/1/15



File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	10 of 34

0: Reset. Booster OFF, Register data are set to their default values, all drivers will be reset, and all functions will be disabled. Source/Gate/Border/VCOM will be released to floating. After soft reset is transmitted, the internal operation needs at least 50uS to execute. During this period of time, the BUSY_N pin keeps low and any command will be ignored.

1: No effect (Default).

(2) POWER SETTING (PWR) (R01H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
	0	0	0	0	0	0	0	0	0	1	01F
	0	1	-	-	-		1	-	VDS_EN	VDG_EN	03F
Selecting Internal/External	0	1	-	-	-			VG	HL[3:0]		00F
Power	0	1	-	-			VS	SH[5:0]			3FF
	0	1	-	-			VS	SL[5:0]			3FF
	0	1	OPTEN		VDHR[6:0]				0DI		

VDS_EN: Source power selection

0: External source power from VSH/VSL/VDHR pins

1: Internal DC/DC function for generating VSH/VSL/VDHR. (Default)

VDG EN: Gate power selection

0: External gate power from VGH/VGL pins

1: Internal DC/DC function for generating VGH/VGL. (Default)

VGHL[3:0]:VGH / VGL Voltage Level selection.

VGHL	VGH/VGL Voltage Level
0000 (Default)	VGH=20V, VGL= -20V

VSH[5:0]: Internal VSH power selection for B/W pixel.(Default value: 111111b)

VSH 11 1111	Voltage
11 1111	15.0 V

VSL[5:0]: Internal VSL power selection for B/W pixel. (Default value: 111010b)

VSL	Voltage
11 1111	-15.0 V

VDHR[5:0]: Internal VDHR power selection for Red pixel. (Default value: 001101b)

VDHR	Voltage
001101	5.0 V

Seekink Confidential Page 10 of 34 2023/1/15



Jiangxi Xingtai Technology Inc.

04H

File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	11 of 34

(3) POWER OFF (POF) (R02H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Turning OFF the power	0	0	0	0	0	0	0	0	1	0	02H

After the Power OFF command, the driver will be powered OFF. Refer to the POWER MANAGEMENT section for the sequence.

This command will turn off booster, controller, source driver, gate driver, VCOM, and temperature sensor, but register data will be kept until VDD turned OFF or Deep Sleep Mode. Source/Gate/Border/VCOM will be released to floating.

(4)POWER OFF SEQUENCE SETTING (PFS) (R03H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Setting Power OFF sequence	0	0	0	0	0	0	0	0	1	1	03H
Setting Power OFF sequence	0	1	-	-	T_VDS_	OFF[1:0]	-	-	-	•	00H

T VDS OFF[1:0]: Source to gate power off interval time.

00b: 1 frame (Default) 01b: 2 frames 10b: 3 frames 11b: 4 frame

(5)POWER ON (PON) (REGISTER: R04H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Turning ON the power	0	0	0	0	0	0	0	1	0	0

After the Power ON command, the driver will be powered ON. Refer to the POWER MANAGEMENT section for the sequence.

This command will turn on booster, controller, regulators, and temperature sensor will be activated for one-time sensing before enabling booster. When all voltages are ready, the BUSY N signal will return to high.

(6)BOOSTER SOFT START (BTST) (R06H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
	0	0	0	0	0	0	0	1	1	0	06H
Starting data transmission	0	1	BT_PHA7	BT_PHA6	BT_PHA5	BT_PHA4	BT_PHA3	BT_PHA2	BT_PHA1	BT_PHA0	17H
	0	1	BT_PHB7	BT_PHB6	BT_PHB5	BT_PHB4	BT_PHB3	BT_PHB2	BT_PHB1	BT_PHB0	17H
	0	1	-	-	BT_PHC5	BT_PHC4	BT_PHC3	BT_PHC2	BT_PHC1	BT_PHC0	17H

BTPHA[7:6]: Soft start period of phase A.

BTPHA[5:3]: Driving strength of phase A

000b: strength 1 001b: strength 2 **010b: strength 3** 011b: strength 4

100b: strength 5 101b: strength 6 110b: strength 7 111b: strength 8 (strongest)

BTPHA[2:0]: Minimum OFF time setting of GDR in phase A 000b: 0.27uS 001b: 0.34uS 010b: 0.40u\$

 000b: 0.27uS
 001b: 0.34uS
 010b: 0.40uS
 011b: 0.54uS

 100b: 0.80uS
 101b: 1.54uS
 110b: 3.34uS
 111b: 6.58uS

BTPHB[7:6]: Soft start period of phase B.

00b: 10mS 01b: 20mS 10b: 30mS 11b: 40mS

BTPHB[5:3]: Driving strength of phase B

100b: strength 5 101b: strength 6 110b: strength 7 111b: strength 8 (strongest)

BTPHB[2:0]: Minimum OFF time setting of GDR in phase B

 000b: 0.27uS
 001b: 0.34uS
 010b: 0.40uS
 011b: 0.54uS

 100b: 0.80uS
 101b: 1.54uS
 110b: 3.34uS
 111b: 6.58uS

BTPHC[5:3]: Driving strength of phase C

000b: strength 1 001b: strength 2 010b: strength 3 011b: strength 4

100b: strength 5 101b: strength 6 110b: strength 7 111b: strength 8 (strongest)

BTPHC[2:0]: Minimum OFF time setting of GDR in phase C

 000b: 0.27uS
 001b: 0.34uS
 010b: 0.40uS
 011b: 0.54uS

 100b: 0.80uS
 101b: 1.54uS
 110b: 3.34uS
 111b: 6.58uS



Jiangxi Xingtai Technology Inc.

File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	12 of 34

(7) DEEP SLEEP (DSLP)

(R07H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Doon Sloon	0	0	0	0	0	0	0	1	1	1
Deep Sleep	0	1	1	0	1	0	0	1	0	1

07H A5H

After this command is transmitted, the chip will enter Deep Sleep Mode to save power. Deep Sleep Mode will return to Standby Mode by hardware reset. The only one parameter is a check code, the command will be executed if check code = 0xA5.

(8)DATA START TRANSMISSION 1 (DTM1) (R10H)

											-
Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
	0	0	0	0	0	1	0	0	0	0	
Starting data transmission	0	1	Pixel1	Pixel2	Pixel3	Pixel4	Pixel5	Pixel6	Pixel7	Pixel8	
Starting data transmission	0	1	:	:	:	:	:	:	:	:	
	0	1	Pixel(n-7)	Pixel(n-6)	Pixel(n-5)	Pixel(n-4)	Pixel(n-3)	Pixel(n-2)	Pixel(n-1)	Pixel(n)	

10H

This command starts transmitting data and write them into SRAM. In KW mode, this command writes "OLD" data to SRAM. In KWR mode, this command writes "B/W" data to SRAM.

In Program mode, this command writes "OTP" data to SRAM for programming.

(9)DATA STOP (DSP) (R11H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Stopping data transmission	0	0	0	0	0	1	0	0	0	1
Stopping data transmission	1	1	data_flag	-	-	-	-	-	-	-

Check the completeness of data. If data is complete, start to refresh display.

Data flag: Data flag of receiving user data.

0: Driver didn't receive all the data.

1: Driver has already received all the one-frame data (DTM1 and DTM2).

After "Data Start" (R10h) or "Data Stop" (R11h) commands and when data flag=1, the refreshing of panel starts and BUSY N signal will become "0".

(10) DISPLAY REFRESH (DRF) (R12H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Refreshing the display	0	0	0	0	0	1	0	0	1	0

12H

While user sent this command, driver will refresh display (data/VCOM) according to SRAM data and LUT. After Display Refresh command, BUSY_N signal will become "0" and the refreshing of panel starts.

The waiting interval form BUSY N falling to the first FLG command must be larger than 200uS.

(11)DATA START TRANSMISSION 2 (DTM2)(R13H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
	0	0	0	0	0	1	0	0	1	1	1
Ctarting data transmissism	0	1	Pixel1	Pixel2	Pixel3	Pixel4	Pixel5	Pixel6	Pixel7	Pixel8	
Starting data transmission	0	1	:	:	:	:	:	:	:	:	
	0	1	Pixel(n-7)	Pixel(n-6)	Pixel(n-5)	Pixel(n-4)	Pixel(n-3)	Pixel(n-2)	Pixel(n-1)	Pixel(n)	

13H

This command starts transmitting data and write them into SRAM.

In KW mode, this command writes "NEW" data to SRAM.

In KWR mode, this command writes "RED" data to SRAM.

Seekink Confidential 2023/1/15 Page 12 of 34



Jiangxi Xingtai Technology Inc.

File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	13 of 34


(12) PLL CONTROL (PLL) (R30H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Controlling PLI	0	0	0	0	1	1	0	0	0	0
Controlling PLL	0	1	-	-	-			FRS[4:0]		

30H 09H

The command controls the PLL clock frequency. The PLL structure must support the following frame rates: FRS[4:0]: Frame rate setting

FRS	Frame rate	FRS	Frame rate
00000	5Hz	10000	85Hz
00001	10Hz	10001	90Hz
00010	15Hz	10010	95Hz
00011	20Hz	10011	100Hz
00100	25Hz	10100	105Hz
00101	30Hz	10101	110Hz
00110	35Hz	10110	115Hz
00111	40Hz	10111	120Hz
01000	45Hz	11000	130Hz
01001	50Hz	11001	140Hz
01010	55Hz	11010	150Hz
01011	60Hz	11011	160Hz
01100	65Hz	11100	170Hz
01101	70Hz	11101	180Hz
01110	75Hz	11110	190Hz
01111	80Hz	11111	200Hz



(13)VCOM AND DATA INTERVAL SETTING (CDI) (R50H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Set Interval between	0	0	0	1	0	1	0	0	0	0	50H
VCOM and Data	0	1	VBD	0[1:0]	DD)	K [1:0]		CDI	[3:0]		D7H

This command indicates the interval of VCOM and data output. When setting the vertical back porch, the total blanking will be kept (20 Hsync).

VBD[1:0]: Border data selection KWR mode (KW/R=0)



兴泰盈科

江西兴泰科技股份有限公司

Jiangxi Xingtai Technology Inc.

File Name		Specificati	ion For HINK 2.13	" EPD		Module Number	r HINK-E0213A	198		
Versi DDX	(0) VBD[1:0] LUT					Page Number	14 of 34			
557	[~]	00	Floating		DDX[0]	VBD[1:0]	LUT			
		01	LUTR		ű			00	Floating	Ĭ
0	-	10	LUTW			01	LUTKW $(1 \rightarrow 0)$	Ī		
	-	11	LUTK	i	0	10	LUTWK $(0 \rightarrow 1)$	Ĭ		
	00 LUTK				11	Floating	Ī			
1	-	01	LUTW			00	Floating	Ĭ		
(Defai	ult)	10	LUTR		1	01	LUTWK $(1 \rightarrow 0)$	Ī		
(Delai	u.t.)	11	Floating		(Default)	10	LUTKW (0 → 1)	1		
<u> </u>			1 loating			11	Floating	Ī		

KW mode (KW/R=1)

DDX[1:0]: Data polality.

Under KWR mode (KW/R=0):

DDX[1] is for RED data.

DDX[0] is for B/W data,

DDX[1:0]	Data {Red, B/W}	LUT
	00	LUTW
00	01	LUTK
00	10	LUTR
	11	LUTR
	00	LUTK
01	01	LUTW
(Default)	10	LUTR
	11	LUTR

DDX[1:0]	Data {Red, B/W}	LUT
	00	LUTR
10	01	LUTR
10	10	LUTW
	11	LUTK
	00	LUTR
11	01	LUTR
1.1	10	LUTK
	11	LUTW

Under KW mode (KW/R=1):

DDX[1]=0 is for KW mode with NEW/OLD,

DDX[1]=1 is for KW mode without NEW/OLD.

DDX[1:0]	Data {NEW, OLD}	LUT
	00	LUTWW (0 → 0)
00	01	LUTKW $(1 \rightarrow 0)$
00	10	LUTWK (0 → 1)
	11	LUTKK (1 → 1)
	00	LUTKK $(0 \rightarrow 0)$
01	01	LUTWK (1 → 0)
(Default)	10	LUTKW (0 → 1)
	11	LUTWW (1 → 1)

DDX[1:0]	Data {NEW}	LUT
10	0	LUTKW (1 → 0)
	1	LUTWK $(0 \rightarrow 1)$
11	0	LUTWK (1 → 0)
	1	LUTKW (0 → 1)

CDI[3:0]: VCOM and data interval

CDI[3:0]	VCOM and Data Interval
0000 b	17 hsync
0001	16
0010	15
0011	14
0100	13
0101	12
0110	11
0111	10 (Default)

CDI[3:0]	VCOM and Data Interval
1000	9
1001	8
1010	7
1011	6
1100	5
1101	4
1110	3
1111	2


Seekink Confidential 2023/1/15 Page 14 of 34



兴泰盈科

江西兴泰科技股份有限公司

Jiangxi Xingtai Technology Inc.



(14)TCON SETTING (TCON) (R60H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Set Gate/Source Non-overlap	0	0	0	1	1	0	0	0	0	0	60H
Period	0	1		S20	[3:0]			G2S	[3:0]		22H


This command defines non-overlap period of Gate and Source.

S2G[3:0] or G2S[3:0]: Source to Gate / Gate to Source Non-overlap period

S2G[3:0] or G2S[3:0]	Period
0000 b	4
0001	8
0010	12 (Default)
0011	16
0100	20
0101	24
0110	28
0111	32

S2G[3:0] or G2S[3:0]	Period
1000 b	36
1001	40
1010	44
1011	48
1100	52
1101	56
1110	60
1111	64

Period Unit = 650 nS



(15) RESOLUTION SETTING (TRES) (R61H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	1	1	0	0	0	0	1
Set Display Resolution	0	1			HRES[7:3]			0	0	0
	0	1				VRE	S[7:0]			

.).

61H 00H 00H

This command defines alternative resolution and this setting is of higher priority than the RES[1:0] in R00H (PSR).

HRES[7:3]: Horizontal Display Resolution

VRES[7:0]: Vertical Display Resolution

Active channel calculation, assuming HST[7:0]=0, VST[7:0]=0:

Gate: First active gate = G0;

Last active gate = VRES[7:0] - 1

Source: First active source = S0;



82H 00H

File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	16 of 34

Last active source = HRES[7:3]*8 - 1

Example: 128 (source) x 240 (gate), assuming HST[7:0]=0, VST[7:0]=0

Gate: First active gate = G0,

Last active gate= G239; (VRES[7:0]=240,240-1=239)

Source: First active source = S0,

Last active source = S127; (HRES[7:3]=16, 16*8 - 1 = 127)

(16)VCOM_DC SETTING (VDCS)(R82H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Set VCOM DC	0	0	1	0	0	0	0	0	1	0
Set VCOM_DC	0	1	-				VDCS[6:0			

This command sets VCOM_DC value

VDCS[6:0]: VCOM_DC Setting

VDCS [6:0]	VCOM Voltage (V)	VDCS [6:0]	VCOM Voltage (V)	VDCS [6:0]	VCOM Voltage (V)
000000b	-0.1	0101011b	-4.4	1010110b	-8.7
0000001b	-0.2	0101100b	-4.5	1010111b	-8.8
0000010b	-0.3	0101101b	-4.6	1011000b	-8.9
0000011b	-0.4	0101110b	-4.7	1011001b	-9
0000100b	-0.5	0101111b	-4.8	1011010b	-9.1
0000101b	-0.6	0110000b	-4.9	1011011b	-9.2
0000110b	-0.7	0110001b	-5	1011100b	-9.3
0000111b	-0.8	0110010b	-5.1	1011101b	-9.4
0001000b	-0.9	0110011b	-5.2	1011110b	-9.5
0001001b	-1	0110100b	-5.3	1011111b	-9.6
0001010b	-1.1	0110101b	-5.4	1100000b	-9.7
0001011b	-1.2	0110110b	-5.5	1100001b	-9.8
0001100b	-1.3	0110111b	-5.6	1100010b	-9.9
0001101b	-1.4	0111000b	-5.7	1100011b	-10
0001110b	-1.5	0111001b	-5.8	1100100b	-10.1
0001111b	-1.6	0111010b	-5.9	1100101b	-10.2
0010000b	-1.7	0111011b	-6	1100110b	-10.3
0010001b	-1.8	0111100b	-6.1	1100111b	-10.4
0010010b	-1.9	0111101b	-6.2	1101000b	-10.5
0010011b	-2	0111110b	-6.3	1101001b	-10.6
0010100b	-2.1	0111111b	-6.4	1101010b	-10.7
0010101b	-2.2	1000000b	-6.5	1101011b	-10.8
0010110b	-2.3	1000001b	-6.6	1101100b	-10.9
0010111b	-2.4	1000010b	-6.7	1101101b	-11
0011000b	-2.5	1000011b	-6.8	1101110b	-11.1
0011001b	- 2.6	1000100b	-6.9	1101111b	-11.2
0011010b	- 2.7	1000101b	-7	1110000b	-11.3
0011011b	- 2.8	1000110b	-7.1	1110001b	-11.4
0011100b	- 2.9	1000111b	-7.2	1110010b	-11.5
0011101b	-3	1001000b	-7.3	1110011b	-11.6
0011110b	-3.1	1001001b	-7.4	1110100b	-11.7
0011111b	-3.2	1001010b	- 7.5	1110101b	-11.8
0100000b	-3.3	1001011b	-7.6	1110110b	-11.9
0100001b	-3.4	1001100b	-7.7	1110111b	-12
0100010b	-3.5	1001101b	-7.8	1111000b	-12.1
0100011b	-3.6	1001110b	-7.9	1111001b	-12.2
0100100b	-3.7	1001111b	-8	1111010b	-12.3
0100101b	-3.8	1010000b	-8.1	1111011b	-12.4
0100110b	-3.9	1010001b	-8.2	1111100b	-12.5
0100111b	-4	1010010b	-8.3	1111101b	-12.6
0101000b	-4.1	1010011b	-8.4	1111110b	-12.7
0101001b	-4.2	1010100b	-8.5		
0101010b	-4.3	1010101b	-8.6		
			<u> </u>		

Seekink Confidential Page 16 of 34 2023/1/15



Jiangxi Xingtai Technology Inc.

File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198	(15)
Version	A1	Page Number	17 of 34	(17)

POWER SAVING (PWS) (RE3H)


Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Power Saving for VCOM &	0	0	1	1	1	0	0	0	1	1
Source	0	1		VCOM	_W[3:0]			SD_V	V[3:0]	

00Н


E3H

This command is set for saving power during refreshing period. If the output voltage of VCOM / Source is from negative to positive or from positive to negative, the power saving mechanism will be activated. The active period width is defined by the following two parameters.

VCOM_W[3:0]: VCOM power saving width (unit = line period)



SD_W[3:0]: Source power saving width (unit = 650nS)



9. Reference Circuit




Figure. 9-1

Seekink Confidential Page 17 of 34 2023/1/15



File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	Δ1	Page Number	18 of 34




Figure. 9-2

Part Name	Value	UC8252c /Reference Part
C1—C3	1uF	0603;X5RR;Voltage Rating: 25V
C4	4.7uF	0603;X5R;Voltage Rating: 25V
C5-C10	1uF	0603;X5R;Voltage Rating: 25V
		MBR0530
D1—D3		1) Reverse DC voltage≥30V
	MBR0530	2) Forward current≥500Ma
		3)Forward voltage≤430mV
R2	0.47ohm	$0.47~\Omega/1\%$ variation, ≥ 0.05 W
01		NMOS:Si1308EDL
Q1		1) Drain-Source breakdown voltage ≥30V
	MOS	2) Vgs (th) =0.9 (Typ), 1.3V (Max)
		3) Rds on $\leq 2.1\Omega$ @ Vgs=2.5V
L1	10uH	10uH/NRH3010T100MN
		DCR< 0.5 ohm, Isat ≥ 1.2A @ 25° C

Seekink Confidential Page 18 of 34 2023/1/15



File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	19 of 34

10. ABSOLUTE MAXIMUM RATING

Table 10-1: Absolute Maximum Ratings of Panel

Parameter	Symbol	Value		Value		Unit	Note
		Min	Max				
Logic Supply voltage	Vdd,Vddio	-0.3	6.0	V	Note 10-1		
Operation temperature range	Topr	0	40	°C			
Storage temperature range	Tstg	-25	60	°C	Note10-2		
GND	Ground	-	-	-	Connect to Ground		

Note 10-1:VDD:Digital power, VDDIO:IO power, VDDA:Analog power, Ta=25±2°C.

Note10-2: TsTG is the transportation condition, the transport time is within 10 days for -25 °C~0 °C or 40 °C~60 °C.

11. DC CHARACTERISTICS

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
VDD	Digital/Analog supply voltage	-	2.4	3.3	3.6	V
VIH	High level input voltage	Digital input pins	0.7xVIO	-	VIO	V
VIL	Low level input voltage	Digital input pins	GND	-	0.3xVDD	V
VOH	High level output voltage	IOH = 400uA	VIO-0.4	-	-	V
VOL	Low level output voltage	IOL = -400uA	GND	-	GND+0.4	V
Iupdate	Module operating current	-	-	2	-	mA
Isleep	Deep sleep mode	VDD=3.3V	-	-	0.3	uA

The following specifications apply for: VSS=0V, VDD=3V, TOPR= $25\pm2^{\circ}$ C.

- The Typical power consumption is measured using associated 25°C waveform with following pattern transition: from horizontal scan pattern to vertical scan pattern. (Note 11-1)
- The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by XingTai.
- Vcom value will be OTP before in factory.

Seekink Confidential Page 19 of 34 2023/1/15



File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	20 of 34

12. AC Characteristics




Figure. 12-1 3-wire serial interface Characteristics (Write mode)




Figure. 12-2 3-wire serial interface Characteristics (Read mode)

Symbol	Signal / Parameter	Conditions	Min.	Тур.	Max.	Unit
Tcss		Chip select setup time	60	-	-	ns
Тсѕн	CSB	Chip select hold time	65	-	-	ns
Tscc		Chip select setup time	20	-	-	ns
Тснw		Chip select setup time	40	-	-	ns
Tscycw		Serial clock cycle (Write)	100	-	-	ns
Tshw		SCL "H" pulse width (Write)	35	-	-	ns
Tslw	001	SCL "L" pulse width (Write)	35	-	-	ns
Tscycr	SCL	Serial clock cycle (Read)	150	-	-	ns
Tshr		SCL "H" pulse width (Read)	60	-	-	ns
Tslr		SCL "L" pulse width (Read)	60	-	-	ns
Tsps	SDA	Data setup time	30	-	-	ns
Tsdh	(DIN)	Data hold time	30	-	-	ns
Tacc	SDA -	Access time	-	_	150	ns
Тон	(Dout)	Output disable time	15	-	-	ns

Seekink Confidential Page 20 of 34 2023/1/15






Figure. 12-3 4-wire serial interface Characteristics (Write mode)




Figure. 12-4 4-wire serial interface Characteristics (Read mode)

Symbol	Signal / Parameter	Conditions	Min.	Тур.	Max.	Unit
Tcss		Chip select setup time	60	-	-	ns
Тсѕн	CSB	Chip select hold time	65	-	-	ns
Tscc	CSB	Chip select setup time	20	-	-	ns
Тснw		Chip select setup time	40	-	-	ns
Tscycw		Serial clock cycle (Write)	100	-	-	ns
Тѕнѡ	SCL	SCL "H" pulse width (Write)	35	-	-	ns
Tslw		SCL "L" pulse width (Write)	35	-	-	ns
Tscycr		Serial clock cycle (Read)	150	-	-	ns
Tshr		SCL "H" pulse width (Read)	60	-	-	ns
Tslr		SCL "L" pulse width (Read)	60	-	-	ns
Tocs	DO	Data setup time	30	-		ns
Тосн	DC	Data hold time	30	-	-	ns
Tsps	SDA	Data setup time	30	-	-	ns
Tsdh	(DIN)	Data hold time	30	-	-	ns
Tacc	SDA	Access time	-	-	150	ns
Тон	(Dout)	Output disable time	15	-	-	ns


Seekink Confidential Page 21 of 34 2023/1/15



File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	22 of 34

13. Power ON /OFF Sequence

- 1. Temperature sensor will be activated automatically for one-time sensing before enabling booster.
- 2. After refreshing display, VCOM will be set to floating automatically.
- 3. In OTP mode (REG=0), the LUT in OTP will be copied to register automatically after the DSP/DRF command.
- 4. After RST_N rising, the waiting time for internal initial processing, greater than 1mS, is necessary. Any commands transmitted to chip during this time will be ignored.



Seekink Confidential Page 22 of 34 2023/1/15



File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	23 of 34

14. Power Consumption

Parameter	Symbol	Conditions	TYP	Max	Unit	Remark
Panel power consumption during update	-	25℃	-	80	mAs	-
Deep sleep mode	-	25℃	-	3	uA	-

MAs=update average current ×update time

15. Typical Operating Sequence

15.1 Normal Operation Flow

Sequence	Action by	Command	Action Description	Remark
1	User	-	Power on(VCI supply)	-
	User	-	HW reset	-
2	IC	-	After HW reset ,the driver IC will have registers load with POR value. Ready for command input. Vcom register loaded with OTP value.	-
	-	-	Send initial code to driver including setting of.	-
3	User	C00	Panel configuration: Resolution setting, LUT selection, BW/BWR mode.	-
	User	C50	Setting Vcom and Data interval.	-
	-	-	Data operations.	-
4	User	C61	Display resolution start and end active gate/source.	-
	User	C10 and C13	Write display data to RAM.	-
	User	C04	Output gate/source voltage.	-
5	User	C12	Boosters and regulators turn on. Load temperature register with sensor reading. Load LUT(register or OTP)	-
	User	C02	Turn off gate/source voltage.	-
6	User	-	Power off.	-

Seekink Confidential 2023/1/15 Page 23 of 34



File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	24 of 34

16. Optical characteristics

16.1 Optical Measurement Conditions

Item	Symbol	Value	Unit	Note
Ambient Temperature	Ta	25±2	$^{\circ}$ C	-
Ambient Humidity	На	50±10	%RH	-
Supply Voltage	Vdd, Vddio	3.0	V	-

Note 16-1: Image is updated with above condition

16.2 Optical Measurement with D65 Light Source

10.2 0	10.2 Optical Measurement with Dos Light Source						
SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР.	MAX	UNIT	Note
R	Reflectance	White	30	35	-	%	Note 16-2
Gn	2Grey Level	-	-	KS+(WS-KS)×n(m-1)	1	L*	-
CR	Contrast Ratio	-	10	15	-		-
DC	Black State L* value		-	11	14		Note 16-2
BS	Black State a* value		-		4		Note 16-2
WS	White State L* value		64	65	-		Note 16-2
D.C.	Red State L* value	Red	25	26.5	29		Note 16-2
RS	Red State a* value	Red	38	40	44		Note 16-2
Donal	Image Update	Storage and transportation		Update the white screen	-	-	-
Panel	Update Time	Operation	-	Suggest Updated once a day	-	-	-

Note 16-2 : Panel is driven by XingTai waveform without masking film and optical measurement by CM-700D with D65 light source and SCE mode.

Seekink Confidential Page 24 of 34 2023/1/15



File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	25 of 34

16.3 Ghosting

Blow are test method to verify if ghosting is within an acceptable range. The test measured $data(L^*,a^*,b^*)$ to calculate color different, $\Delta Eoo(CIDE2000)$. The condition of measurement is to follow "section 16-1 Optical measurement conditions"




Table 16-3 Measurement of Ghosting

	Rating				
Item	Min	Тур	Max		
B'W∆E00	-	0.8	2		
W'B∆E00	-	0.5	2		
R'W∆E00	-	0.5	2		
W'R∆E00	-	0.5	2		
B'R∆E00	-	0.8	2		
R'B∆E00	-	0.5	2		

Note 16-3: Panel is driven by Xingtai's tool system and Xingtai's waveform without masking film and optical measurement by CM-700D with D65 light source and SCE mode.

Note 16-4: The calculation method of ghosting is as follows:

$$\Delta E_{00}^* = \sqrt{\left(\frac{\Delta L'}{k_L S_L}\right)^2 + \left(\frac{\Delta C'}{k_C S_C}\right)^2 + \left(\frac{\Delta H'}{k_H S_H}\right)^2 + R_T \frac{\Delta C'}{k_C S_C} \frac{\Delta H'}{k_H S_H}}$$
 2023/1/15



File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	26 of 34

Note 16-5: The refresh interval time between test images is about 5s.


16.4 Reflection Ratio

The reflection ratio is expressed as:

R = Reflectance Factor white board x (L center / L white board)

L center is the luminance measured at center in a white area (R=G=B=1). L white board is the luminance of a standard white.

board. Both are measured with equivalent illumination source. The viewing angle shall be no more than 2 degrees.



Seekink Confidential Page 26 of 34 2023/1/15



File Name Specification For HINK 2.13" EPD		Module Number	HINK-E0213A198
Version	A1	Page Number	27 of 34

17. HANDLING, SAFETY AND ENVIROMENTAL REQUIREMENTS

WARNING

The display module should be kept flat or fixed to a rigid, curved support with limited bending along the long axis. It should not be used for continual flexing and bending. Handle with care. Should the display break do not touch any material that leaks out. In case of contact with the leaked material then wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Mounting Precautions

- (1) It's recommended that you consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module.
- (2) It's recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.
- (3) You should adopt radiation structure to satisfy the temperature specification.
- (4) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the PS at high temperature and the latter causes circuit break by electro-chemical reaction.
- (5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)
- (6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol because they cause chemical damage to the PS.
- (7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.

	Data sheet status
Product specification	The data sheet contains final product specifications.

Seekink Confidential Page 27 of 34 2023/1/15



File Name	File Name Specification For HINK 2.13" EPD		HINK-E0213A198
Version	A1	Page Number	28 of 34

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and dose not form part of the specification.

Product Environmental certification	
ROHS	
REMARK	

All The specifications listed in this document are guaranteed for module only. Post-assembled operation or component(s) may impact module performance or cause unexpected effect or damage and therefore listed specifications is not warranted after any Post-assembled operation.

Seekink Confidential Page 28 of 34 2023/1/15



File Name	Specification For HINK 2.13" EPD	Module Number	HINK-E0213A198
Version	A1	Page Number	29 of 34

18. Reliability test 18.1 Reliability Test Items

	TEST	CONDITION	METHOD	REMARK
1	High-Temperature Operation	T=40°C, RH=35%RH, For 240Hr		
2	Low-Temperature Operation	T = 0°C for 240 hrs		
3	High-Temperature Storage	T=50°C RH=35%RH For 240Hr		
4	Low-Temperature Storage	T = -25°C for 240 hrs Test in white pattern		
5	High Temperature, High- Humidity Operation	T=40°C, RH=90%RH, For 168Hr		
6	High Temperature, High- Humidity Storage	T=50°C, RH=90%RH, For 240Hr		
7	Temperature Cycle	-25°C(30min)~60°C(30min) , 50 Cycle		
8	Package Vibration	1.04G,Frequency : 10~500Hz Direction : X,Y,Z	Full packed for shipment	
9	Package Drop Impact	Drop from height of 100 cm on Concrete surface	Full packed for shipment	
10	UV exposure Resistance	765 W/m² for 168hrs,40°C		
11	Electrostatic discharge	Machine model: +/-250V,0Ω,200pF		

Actual EMC level to be measured on customer application.

Note1: Stay white pattern for storage and non-operation test.

Note2: Operation is black/white/red pattern, hold time is 150S.

Note3: The function, appearance, opticals should meet the requirements of the test before and after the test.


Note4: Keep testing after 2 hours placing at 20°C-25°C.



Jiangxi Xingtai Technology Inc.

File Name	e Name Specification For HINK 2.13" EPD Mod		HINK-E0213A307
Version	A0	Page Number	30 of 34

19. Block Diagram




20. Shipment inspection specification

20.1 Zone Definition

A Zone: Active Area B Zone: Border Area

C Zone: From B Zone edge to panel edge



20.2 Line/Spot defect size



Seekink Confidential Page 30 of 34 2023/1/15



File Name	Specification For HINK 2.13" EPD	ecification For HINK 2.13" EPD Module Number	
Version	A0	Page Number	31 of 34

	Ship	ment Inspect	ion Standard			
	Equipme	ent: Electrical test	fixture, Point gauge)		
Outline dimension	29.2(H)×59.2 (V) ×0.96(D)	Unit: mm	Part-A	Active area	Part-B	Border area
	Temperature	Humidity	Illuminance	Distance	Time	Angle
Environment	19℃~25℃	55%±10%RH	1200~1500Lux	300 mm	35Sec	
Defect type	Inspection method	Sta	Standard		-A	Part-B
		D≤().25 mm	Igno	re	Ignore
Spot	Electric Display	0.25 mm < D ≤ 0.4 mm		N≤4		Ignore
		D>0.4 mm		Not Allow		Ignore
Display unwork	Electric Display	Not Allow		Not Allow		Ignore
Display error	Electric Display	Not Allow		Not Allow		Ignore
	Visual/Film card	L≤2 mm,W≤0.2 mm 2.0mm <l≤5.0mm,0.2<w≤ 0.3mm,</l≤5.0mm,0.2<w≤ 		Igno	re	Ignore
Scratch or line defect(include dirt)				N≤	2	Ignore
		L>5 mm,W>0.3 mm		Not Allow		Ignore
		D≪0).2mm	Igno	ore	Ignore
PS Bubble	Visual/Film card	0.2mm≤D≤0.35mm & N≤4		N≤4		Ignore
		D>0.35 mm Not Allow		Ignore		
		-	mm, Do not affect t			
		$X \leq 1$ mm, $Y \leq 1$ m	nm, Do not affect the	e electrode ci lore	rcuit((Coi	rner chipping)
Corner /Edge chipping	Visual/Film card	x X	y v		X /	
Remark -	1.Cannot be defect & failure cause by appearance defect;					
Komark	2.Cannot be larger size cause by appearance defect;					
		L=long W=wid	e D=point size N	=Defects NO		

Seekink Confidential 2023/1/15 Page 31 of 34



Version


兴泰盈科

江西兴泰科技股份有限公司 Jiangxi Xingtai Technology Inc.

Page Number

32 of 34

File Name Specification For HINK 2.13" EPD Module Number HINK-E0213A307





A0

N. DESCRIP

Spot Defect

Line Defect

L=long W=wide D=point size



Jiangxi Xingtai Technology Inc.

File Name	File Name Specification For HINK 2.13" EPD		HINK-E0213A307
Version	A0	Page Number	33 of 34

21.Barcode



QR Code: ABBBBBBBBBBFFCCCDDDEEEEGHIJKKLL

- ① A means Factory code, eg: H(HINK)
- 2 BBBBBBBB refers to product model name, which is in consistent with specification part number. eg: E0213A189 or E0266A120; When the total code is less than 9, it would be added suffix with **. eg: E027A45** or E0154A78*
 - 3 FF means production workshop
 - 4 CCC means date of production
 - 5 DDD means production batch
 - 6 EEEE means FPL lot
 - 7 G means MP/Sample/Trial/Repair
 - ® HIJ: (H——TFT; I——PS; J——EC Glue)
 - 9 KK means IC type
 - 10 LL means serial number



兴泰盈科

江西兴泰科技股份有限公司


Jiangxi Xingtai Technology Inc.

File Name	ame Specification For HINK 2.13" EPD Module		HINK-E0213A307
Version	A0	Page Number	34 of 34

22. Packing

Packing Spec

Sheet No:



二,Inside package type:Plastic Traynit: mm

Plastic Tray	465*280*15	13 pcs
Anti-static foil bags	700*530*0.1	1 pcs
EPE(inside)	405. 5*250. 4*2	12 pcs
EPE (Up-Down)	485*145*10	2 pcs
EPE(Left-Right)	285*480*10	2 pcs
EPE(Front-back)	310*145*10	2 pcs
Chin Lorent	500*306*5	2 ncs


| Chip board | 500*306*5 | 2 pc | Quantity/tray | 15 pcs | Tray number/sheet | 15+1 Sheets | Box | 1

Step 3,


1), In each case, put 2 bags of desiccant then seal the trays with adhesive tapes.

2), Put the trays into foil bags.

3), heat seal the foil bags.



30 PCSEPD



Step 4,

1), First put a chip board on the buttom of the box, then placed the down EPE, the left - right and front -back EPE.

2), Placed the sealed products into the box.

3), The last placed the up EPE on the top of the trays, and place a chip board on it.

Step 1: Material: Tray, EPE Put the product in to the tray and keep the dispaly side up. Then put anti-static EPE in to each holes.

Step 2,

- 1), Must keep the angle 180 degree placed between the neighboring Plastic trays.
- 2), There are 15 layers product, total 30*15=450 pcs.
- 3), An empty Plastic tray intersects put on the top of the plastic trays

Step 5,

- 1) , Seal the box with adhensive tapes $\ensuremath{_{\circ}}$

transfer and RoSH sign.

Design	X. Z. P	Approve	Daisy	Confirm	H.Z.P	
Date	2021. 3. 23	Date	2021 3 23	Date	2021 3 23	