Skip to content
View psjsptcoder's full-sized avatar

Block or report psjsptcoder

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Design_and_Simulation_of_32-bit_MIPS_Processor Design_and_Simulation_of_32-bit_MIPS_Processor Public

    Implemented 32-bit MIPS processor in Verilog,integrating gate-level,dataflow & behavioral modeling techniques – Orchestrated a 5-stage pipeline architecture encompassing stages like Instruction Fet…

    SystemVerilog

  2. Automatic_Washing_Machine Automatic_Washing_Machine Public

    Developed finite state machine (FSM) logic to control washing cycles. Utilized Verilog’s hardware description capabilities to design the washing machine’s logic

    SystemVerilog

  3. Digital_CircuitDesign_IN_verilog Digital_CircuitDesign_IN_verilog Public

    Various digital circuits I have designed during my learning. You can go through the codes and check all the designs.

    Verilog

  4. Analog_IC_Design_IN_Xschem Analog_IC_Design_IN_Xschem Public

    I've uploaded diverse design, script, and report files that illustrate Xschem installation and usage. Topics include MOSFET operating points, internal parameter display, AC/transient analysis, NMOS…

  5. Delay_comparison_B-W_RCA-LACA_in_Verilog Delay_comparison_B-W_RCA-LACA_in_Verilog Public

    I have successfully validated and verified through Verilog simulation everything we've learned regarding the theoretical calculation of delay in a ripple carry adder and LACA.

    Verilog