Popular repositories Loading
-
Design_and_Simulation_of_32-bit_MIPS_Processor
Design_and_Simulation_of_32-bit_MIPS_Processor PublicImplemented 32-bit MIPS processor in Verilog,integrating gate-level,dataflow & behavioral modeling techniques – Orchestrated a 5-stage pipeline architecture encompassing stages like Instruction Fet…
SystemVerilog
-
Automatic_Washing_Machine
Automatic_Washing_Machine PublicDeveloped finite state machine (FSM) logic to control washing cycles. Utilized Verilog’s hardware description capabilities to design the washing machine’s logic
SystemVerilog
-
Digital_CircuitDesign_IN_verilog
Digital_CircuitDesign_IN_verilog PublicVarious digital circuits I have designed during my learning. You can go through the codes and check all the designs.
Verilog
-
Analog_IC_Design_IN_Xschem
Analog_IC_Design_IN_Xschem PublicI've uploaded diverse design, script, and report files that illustrate Xschem installation and usage. Topics include MOSFET operating points, internal parameter display, AC/transient analysis, NMOS…
-
Delay_comparison_B-W_RCA-LACA_in_Verilog
Delay_comparison_B-W_RCA-LACA_in_Verilog PublicI have successfully validated and verified through Verilog simulation everything we've learned regarding the theoretical calculation of delay in a ripple carry adder and LACA.
Verilog
If the problem persists, check the GitHub status page or contact support.