Developed finite state machine (FSM) logic to control washing cycles. Utilized Verilog’s hardware description capabilities to design the washing machine’s logic
-
Notifications
You must be signed in to change notification settings - Fork 0
psjsptcoder/Automatic_Washing_Machine
About
Developed finite state machine (FSM) logic to control washing cycles. Utilized Verilog’s hardware description capabilities to design the washing machine’s logic
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published