# DIGITAL CLOCK REPORT

EE23BTECH11208(K.MANOHAR) EE233BTECH11215(P SRIKAR VARMA)

#### INTRODUCTION:

the project given is to implement a digital clock on vaman FPGA a board using verilog language.

## Apparatus:

Vaman board,16 x 2 LCD Display, 10k Potentiometer,Breadboard,Jumper wires

for the Vaman Board refer to 'https://github.com/gadepall/vaman/tree/master'

- the breadboard is used for making connections from LCD Display to potentiometer to Vaman board.

LCD Display(LCD 16×2) (JHD 162A):

- the LCD display has 16 pin and each of it has a specific functionality.

Pin1 (Ground/Source Pin): This is a GND pin of display, used to connect the GND terminal of the microcontroller unit or power source.

Pin2 (VCC/Source Pin): This is the voltage supply pin of the display, used to connect the supply pin of the power source.

Pin3 (V0/VEE/Control Pin): This pin regulates the difference of the display, used to connect a changeable POT that can supply 0 to 5V.

Pin4 (Register Select/Control Pin): This pin toggles among command or data register, used to connect a microcontroller unit pin and obtains either 0 or 1(0 = data mode, and 1 = command mode).


Pin5 (Read/Write/Control Pin): This pin toggles the display among the read or writes operation, and it is connected to a microcontroller unit pin to get either 0 or 1 (0 = Write Operation, and 1 = Read Operation).

Pin 6 (Enable/Control Pin): This pin should be held high to execute Read/Write process, and it is connected to the microcontroller unit & constantly held high.

Pins 7-14 (Data Pins): These pins are used to send data to the display. These pins are connected in two-wire modes like 4-wire mode and 8-wire mode. In 4-wire mode, only four pins are connected to the microcontroller unit like 0 to 3, whereas in 8-wire mode, 8-pins are connected to microcontroller unit like 0 to 7.


Pin15 (+ve pin of the LED): This pin is connected to +5V

Pin 16 (-ve pin of the LED): This pin is connected to GND.



Display





|            | PD64  |             |  |  |  |  |
|------------|-------|-------------|--|--|--|--|
| IO Locatio | Alias | IO Type     |  |  |  |  |
| B1         | 10_0  | BIDIR       |  |  |  |  |
| C1         | 10_1  | BIDIR       |  |  |  |  |
| A1         | 10 2  | BIDIR       |  |  |  |  |
| A2         | 10_3  | BIDIR       |  |  |  |  |
| B2         | 10 4  | BIDIR       |  |  |  |  |
| C3         | 10 5  | BIDIR       |  |  |  |  |
| B3         | 10 6  | BIDIR       |  |  |  |  |
| A3         | 10 7  | BIDIR/CLOCK |  |  |  |  |
| C4         | 10 8  | BIDIR/CLOCK |  |  |  |  |
| B4         | 10 9  | BIDIR       |  |  |  |  |
| A4         | IO 10 | BIDIR       |  |  |  |  |
| C5         | 10 11 | BIDIR       |  |  |  |  |
| B5         | 10 12 | BIDIR       |  |  |  |  |
| D6         | IO 13 | BIDIR       |  |  |  |  |
| A5         | 10_14 | BIDIR       |  |  |  |  |
| C6         | 10_15 | BIDIR       |  |  |  |  |
| E7         | 10 16 | BIDIR       |  |  |  |  |
| D7         | 10 17 | BIDIR       |  |  |  |  |
| E8         | IO 18 | BIDIR       |  |  |  |  |
| H8         | 10_19 | BIDIR       |  |  |  |  |
| G8         | 10_20 | BIDIR       |  |  |  |  |
| H7         | 10 21 | BIDIR       |  |  |  |  |
| G7         | 10_22 | BIDIR/CLOCK |  |  |  |  |
| H6         | 10_23 | BIDIR/CLOCK |  |  |  |  |
| G6         | 10_24 | BIDIR/CLOCK |  |  |  |  |
| F7         | 10_25 | BIDIR       |  |  |  |  |
| F6         | 10_26 | BIDIR       |  |  |  |  |
| H5         | 10_27 | BIDIR       |  |  |  |  |
| G5         | 10_28 | BIDIR       |  |  |  |  |
| F5         | 10_29 | BIDIR       |  |  |  |  |
| F4         | 10_30 | BIDIR       |  |  |  |  |
| G4         | 10_31 | BIDIR       |  |  |  |  |
| H4         | 10_32 | SDIOMUX     |  |  |  |  |
| E3         | 10_33 | SDIOMUX     |  |  |  |  |
| F3         | 10_34 | SDIOMUX     |  |  |  |  |
| F2         | 10_35 | SDIOMUX     |  |  |  |  |
| H3         | IO_36 | SDIOMUX     |  |  |  |  |
| G2         | 10_37 | SDIOMUX     |  |  |  |  |
| E2         | 10_38 | SDIOMUX     |  |  |  |  |
| H2         | 10_39 | SDIOMUX     |  |  |  |  |
| D2         | 10_40 | SDIOMUX     |  |  |  |  |
| F1         | 10_41 | SDIOMUX     |  |  |  |  |
| H1         | 10_42 | SDIOMUX     |  |  |  |  |
| D1         | 10_43 | SDIOMUX     |  |  |  |  |
| E1         | 10_44 | SDIOMUX     |  |  |  |  |
| G1         | 10_45 | SDIOMUX     |  |  |  |  |

| PU64       |       |                            |  |  |  |
|------------|-------|----------------------------|--|--|--|
| IO Locatio |       | IO tuno                    |  |  |  |
| 4          | 10 0  | IO type<br>BIDIR           |  |  |  |
| - 5        | 10_0  |                            |  |  |  |
| -          | 10_1  | BIDIR                      |  |  |  |
| - 6        | _     | BIDIR                      |  |  |  |
| 2          | _     | BIDIR                      |  |  |  |
| 64         | 10_4  | BIDIR                      |  |  |  |
| _          | 10_6  | BIDIR                      |  |  |  |
|            | 10_7  | BIDIR                      |  |  |  |
|            | 10_7  | BIDIR/CLOCK<br>BIDIR/CLOCK |  |  |  |
|            | 10_9  | BIDIR                      |  |  |  |
|            | 10_10 | BIDIR                      |  |  |  |
| _          | 10_11 | BIDIR                      |  |  |  |
|            | 10 12 | BIDIR                      |  |  |  |
|            | 10 13 | BIDIR                      |  |  |  |
|            | 10_14 | BIDIR                      |  |  |  |
|            | 10_15 | BIDIR                      |  |  |  |
|            | 10 16 | BIDIR                      |  |  |  |
|            | 10_17 | BIDIR                      |  |  |  |
|            | IO_18 | BIDIR                      |  |  |  |
|            | 10_19 | BIDIR                      |  |  |  |
|            | 10_20 | BIDIR                      |  |  |  |
|            | 10_21 | BIDIR                      |  |  |  |
| 34         | 10_22 | BIDIR/CLOCK                |  |  |  |
| 33         | 10_23 | BIDIR/CLOCK                |  |  |  |
| 32         | 10_24 | BIDIR/CLOCK                |  |  |  |
| 31         | 10_25 | BIDIR                      |  |  |  |
| 30         | 10_26 | BIDIR                      |  |  |  |
| 28         | 10_27 | BIDIR                      |  |  |  |
| 27         | 10_28 | BIDIR                      |  |  |  |
| 26         | 10_29 | BIDIR                      |  |  |  |
| 25         | 10_30 | BIDIR                      |  |  |  |
|            | 10_31 | BIDIR                      |  |  |  |
| 22         | 10_32 | SDIOMUX                    |  |  |  |
|            | 10_33 | SDIOMUX                    |  |  |  |
|            | 10_34 | SDIOMUX                    |  |  |  |
| 18         | 10_35 | SDIOMUX                    |  |  |  |
| 17         | 10_36 | SDIOMUX                    |  |  |  |
|            | 10_37 | SDIOMUX                    |  |  |  |
|            | 10_38 | SDIOMUX                    |  |  |  |
|            | 10_39 | SDIOMUX                    |  |  |  |
|            | 10_40 | SDIOMUX                    |  |  |  |
|            | 10_41 | SDIOMUX                    |  |  |  |
|            | 10_42 | SDIOMUX                    |  |  |  |
|            | 10_43 | SDIOMUX                    |  |  |  |
|            | 10_44 | SDIOMUX                    |  |  |  |
| 9          | 10_45 | SDIOMUX                    |  |  |  |

| WR42       |       |             |  |  |
|------------|-------|-------------|--|--|
| IO Locatio | Alias | IO Type     |  |  |
| A7         | 10_0  | BIDIR       |  |  |
| B7         | 10_1  | BIDIR       |  |  |
| C7         | 10_3  | BIDIR       |  |  |
| A6         | 10_6  | BIDIR       |  |  |
| B6         | 10_8  | BIDIR/CLOCK |  |  |
| A5         | 10_9  | BIDIR       |  |  |
| B5         | 10_10 | BIDIR       |  |  |
| A4         | 10_14 | BIDIR       |  |  |
| B4         | 10_15 | BIDIR       |  |  |
| E1         | 10_16 | BIDIR       |  |  |
| D1         | 10_17 | BIDIR       |  |  |
| C1         | 10_19 | BIDIR       |  |  |
| F2         | 10_20 | BIDIR       |  |  |
| E2         | 10_23 | BIDIR/CLOCK |  |  |
| D2         | 10_24 | BIDIR/CLOCK |  |  |
| D3         | 10_25 | BIDIR       |  |  |
| F3         | 10_28 | BIDIR       |  |  |
| E3         | 10_29 | BIDIR       |  |  |
| F4         | 10_30 | BIDIR       |  |  |
| E4         | 10_31 | BIDIR       |  |  |
| D5         | 10_34 | SDIOMUX     |  |  |
| F5         | 10_36 | SDIOMUX     |  |  |
| E6         | 10_38 | SDIOMUX     |  |  |
| F6         | 10_39 | SDIOMUX     |  |  |
| D7         | 10_43 | SDIOMUX     |  |  |
| E7         | 10_44 | SDIOMUX     |  |  |
| F7         | 10_45 | SDIOMUX     |  |  |

```
PCF file:
set io data(7) IO 30
set io data(6) IO 29
set io data(5) IO 28
set io data(4) IO 27
set io en IO 26
set iors IO 25
verilog code:
module co7(output reg rs, output reg en, output reg [7:4] data);
reg [7:0] one sec,min9,hour9;
reg [7:0] ten sec,min5,hour2;module co7(output reg rs, output reg en, output
reg [7:4] data);
reg [7:0] one_sec,min9,hour9;
reg [7:0] ten_sec,min5,hour2;
reg [7:0] ten_sec_,min5_,hour2_,one_sec_,min9_,hour9_;
// up counter
integer i=1;
integer count=0;
reg [3:0] nibs [1:51];
//reg [3:0] delay;//delay should go up till 10
reg [26:0] delay;
integer x=0;
initial begin
delay = 8'd48;
end
wire clk;
qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
.Sys Clk0 (clk),
);
always@(posedge clk) begin
 if(delay<12000000)
  delay<=delay+1;
else
begin
  delay<=27'b0000;
  if (x==0)begin
```

```
one sec = 8'd0;
min9 = 8'd0:
hour9 = 8'd0;
ten sec = 8'd0;
min5 = 8'd0;
hour2 = 8'd2:
ten sec =8'd48;
min5 = 8'd48;
hour2 = 8'd48;
one sec =8'd48;
min9 = 8'd48;
hour9_=8'd48;
x=0;
end
else if (x==0)
begin
if (ten sec==8'd5 && one sec==8'd9 && min5==8'd5 && min9==8'd9 &&
hour9==8'd3 && hour2==8'd2) begin
 ten sec <= 8'd0;
 one sec <= 8'd0;
 min9<=8'd0;
 min5<=8'd0:
 hour9<=8'd0;
 hour2<=8'd0:
 else if (ten sec==8'd5 && one sec==8'd9 && min5==8'd5 && min9==8'd9
&& hour9==8'd9) begin
 ten_sec<=8'd0;
 one sec <= 8'd0:
 min9<=8'd0:
 min5<=8'd0:
 hour9<=8'd0:
 hour2<= hour2+8'd1;
 end
 else if (ten sec==8'd5 && one sec==8'd9 && min5==8'd5 && min9==8'd9)
begin
 ten sec <= 8'd0;
 one sec <= 8'd0;
 min9<=8'd0:
 min5<=8'd0;
 hour9<=hour9+8'd1;
 end
```

```
else if (ten sec==8'd5 && one sec==8'd9 && min9==8'd9 ) begin
  ten_sec<=8'd0;
  one sec <= 8'd0;
  min9 < = 8'd0;
  min5 \le min5 + 8'd1;
 end
 else if (ten sec==8'd5 && one sec==8'd9) begin
 ten sec <= 8'd0;
  one sec <= 8'd0;
  min9 \le min9 + 8'd1;
 end
else if(one sec==8'd9) begin
 one_sec<=8'd0;
 ten sec<=ten sec+3'd1;
 end
else if(one_sec<8'd9) begin
one_sec <= one_sec + 8'd1;
end
end
end
end
parameter u=8'd0;
always @(posedge clk) begin
ten_sec_= ten_sec + 8'd48;
one_sec_ = one_sec + 8'd48;
min5_ = min5 + 8'd48;
hour2 = hour2 + 8'd48;
min9 = min9 + 8'd48;
hour9 = hour9 + 8'd48;
u = hour2 * 10 + hour9;
if (u>=8'd12 && u < 8'd24) begin
  nibs[34]=4'h5;
  nibs[35]=4'h0;
 nibs[36]=4'h4;
```

```
nibs[37]=4'hD;
  end
 else if (u<8'd12 && u>=8'd0) begin
  nibs[34]=4'h4;
  nibs[35]=4'h1;
  nibs[36]=4'h4;
  nibs[37]=4'hD;
end
nibs[1]=4'h3;
nibs[2]=4'h3;
nibs[3]=4'h3;
nibs[4]=4'h2;
nibs[5]=4'h2;
nibs[6]=4'h8;
nibs[7]=4'h0;
nibs[8]=4'hC;
nibs[9]=4'h0;
nibs[10]=4'h6;
nibs[11]=4'h0;
nibs[12]=4'h1;
nibs[13]=4'h8;
nibs[14]=4'h0;
nibs[15]=1'b1;
nibs[16]=hour2 [7:4];//hours
nibs[17]=hour2_[3:0];
nibs[18]=hour9 [7:4];
nibs[19]=hour9 [3:0];
nibs[20]=4'h3;
nibs[21]=4'hA;
nibs[22]=min5_[7:4];//mins
nibs[23]=min5 [3:0];
nibs[24]=min9 [7:4];
nibs[25]=min9 [3:0];
nibs[26]=4'h3;
nibs[27]=4'hA;
nibs[28]=ten_sec_[7:4];//sec
nibs[29]=ten_sec_[3:0];
nibs[30]=one sec [7:4];
nibs[31]=one_sec_[3:0];
nibs[32]=4'h2;
nibs[33]=4'h0;
nibs[38]=4'hC;
```

```
nibs[39]=4'h0;
nibs[40]=4'h2;
nibs[41]=4'h0;
nibs[42]=4'h2;
nibs[43]=4'h0;
nibs[44]=4'h2;
nibs[45]=4'h0;
nibs[46]=4'h2;
nibs[47]=4'h0;
nibs[48]=4'h2;
nibs[49]=4'h0;
nibs[50]=4'h2;
nibs[51]=4'h0;
if(i<15)
begin
  rs<=1'b0;
  data=nibs[i];
  en<=1'b1;
  if(count == 800)
  begin
    en<=1'b0;
    count<=0;
    i <= i+1;
  end
  else
    count<=count+1;
end
  if(i==15)
  begin
    if(count==60000)
    begin
     count<=8'd0;
     i <= i+1;
    end
     else
     count<=count+1;
  end
  if((i>15 \&\& i<38)||(i>39 \&\& i<=51))
  begin
   rs<=1'b1;
```

```
data=nibs[i];
   en<=1'b1;
   if(count==800)
   begin
    en<=1'b0;
    count<=8'd0;
    i <= i+1;
   end
   else
    count<=count+1;
   end
if(i > = 38 \&\& i < = 39)
  begin
    rs<=1'b0;
    data = nibs[i];
    en<=1'b1;
    if(count==800)
    begin
     en<=1'b0;
     count<=8'd0;
     i <= i+1;
    end
    else
     count<=count+1;
    end
    if(i>51)
      i<=13:
end
endmodule
// code for 12 hour clock
/*
else if(button==0)//12hours begin
delay<=27'b0000;
if (ten_sec==8'd5 && one_sec==8'd9 && min5==8'd5 && min9==8'd9 &&
hour9>=8'd1 && hour2>=8'd1) begin//resetting clock to 00:00:00 after
23:59:59
 ten_sec<=8'd0;
```

```
one sec <= 8'd0;
 min9<=8'd0;
 min5<=8'd0:
 hour9<=8'd0:
 hour2.<=8'd0;
 end
 else if (ten sec==8'd5 && one sec==8'd9 && min5==8'd5 && min9==8'd9
&& hour9==8'd9) begin //resetting minutes and sec
 ten sec <= 8'd0;
 one sec <= 8'd0;
 min9<=8'd0;
 min5<=8'd0;
 hour9.<=8'd0;
 hour2.<= hour2.+8'd1;
 end
 else if (ten sec==8'd5 && one sec==8'd9 && min5==8'd5 && min9==8'd9)
begin
 ten sec <= 8'd0;
 one sec<=8'd0;
 min9<=8'd0;
 min5<=8'd0:
 hour9.<=hour9.+8'd1;
 end
 else if (ten sec==8'd5 && one sec==8'd9 && min9==8'd9) begin
 ten_sec<=8'd0;
 one sec <= 8'd0;
 min9<=8'd0;
 min5 \le min5 + 8'd1;
 else if (ten_sec==8'd5 && one_sec==8'd9) begin
 ten sec <= 8'd0;
 one sec <= 8'd0;
 min9 \le min9 + 8'd1;
 end
else if(one sec==8'd9) begin
 one sec <= 8'd0;
 ten sec<=ten sec+3'd1;
 end
else if(one sec<8'd9) begin
one sec \le one sec + 8'd1;
```

```
end
end
if (hour2 <=8'd1 && hour9 < 8'd2) begin
part1=4'h4;
part2=4'h1;
end
else if (hour2 >= 8'd1 && hour9 >= 8'd2 )begin
part1=4'h7;
part2=4'h0;
end
end
end //end for always */
/*
module alarmHex(clk, rst, en_in, time_in, time_set_in, set_time, ring,
end ring);
 input clk, rst, set_time, end_ring, en_in;
 output reg ring;
 input [10:0] time set in, time in;
 reg [10:0] time alarm;
 reg en;
 //set alarm time
 always@(posedge clk or posedge rst)
  begin
   if(rst)
    begin
     time_alarm <= 11'd0;
   end
   else
    time_alarm <= (set_time) ? time_set_in : time_alarm;</pre>
    end
```

```
end
```

```
//handle to ringing of the alarm
 always@(posedge clk or posedge rst)
  begin
  if(rst)
     begin
    ring <= 1'b0;
     end
  else
     begin
     if(en)
     begin
         //while ringing: stop if end ring pressed
         //otherwise start ringing when time is equal to snooze
         ring <= (ring) ? (~end_ring) : (time_alarm == time_in);
       end
     end
  end
 //keep ringing shut after end ring if high, but not disable for next day
 always@(posedge clk)
  begin
    if(time alarm == time in)
     begin
      en <= (end_ring) ? 1'b0 : en;
     end
    else
     begin
      en <= en in;
     end
  end
endmodule//alarm
reg [7:0] ten_sec_,min5_,hour2_,one_sec_,min9_,hour9_;
// up counter
integer i=1;
integer count=0;
reg [3:0] nibs [1:51];
//reg [3:0] delay;//delay should go up till 10
reg [26:0] delay;
integer x=0;
initial begin
```

```
delay = 8'd48;
end
wire clk:
qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
.Sys Clk0 (clk),
);
always@(posedge clk) begin
 if(delay<12000000)
 delay<=delay+1;
else
begin
 delay<=27'b0000;
 if (x==0)begin
one sec = 8'd0;
min9 = 8'd0;
hour9 = 8'd0;
ten sec = 8'd0;
min5 = 8'd0;
hour2 = 8'd2:
ten sec =8'd48;
min5 = 8'd48;
hour2_=8'd48;
one sec =8'd48;
min9 = 8'd48;
hour9 =8'd48;
x=0:
end
else if (x==0)
begin
if (ten_sec==8'd5 && one_sec==8'd9 && min5==8'd5 && min9==8'd9 &&
hour9==8'd3 && hour2==8'd2) begin
 ten sec <= 8'd0;
 one sec <= 8'd0;
 min9<=8'd0;
 min5<=8'd0:
 hour9<=8'd0;
 hour2<=8'd0;
 end
```

```
else if (ten sec==8'd5 && one sec==8'd9 && min5==8'd5 && min9==8'd9
&& hour9==8'd9) begin
 ten_sec<=8'd0;
 one sec <= 8'd0;
 min9<=8'd0;
 min5<=8'd0:
 hour9<=8'd0;
 hour2<= hour2+8'd1;
 end
 else if (ten sec==8'd5 && one sec==8'd9 && min5==8'd5 && min9==8'd9)
begin
 ten_sec<=8'd0;
 one sec <= 8'd0;
 min9<=8'd0;
 min5<=8'd0;
 hour9<=hour9+8'd1;
 end
 else if (ten sec==8'd5 && one sec==8'd9 && min9==8'd9 ) begin
 ten sec <= 8'd0;
 one sec <= 8'd0;
 min9 < = 8'd0;
 min5 \le min5 + 8'd1;
 end
 else if (ten sec==8'd5 && one sec==8'd9) begin
 ten_sec<=8'd0;
 one sec <= 8'd0;
 min9 \le min9 + 8'd1;
 end
else if(one sec==8'd9) begin
 one_sec<=8'd0;
 ten sec<=ten sec+3'd1;
 end
else if(one_sec<8'd9) begin
one sec \le one sec + 8'd1;
end
end
end
end
```

```
parameter u=8'd0;
always @(posedge clk) begin
ten_sec_= ten_sec + 8'd48;
one sec = one sec + 8'd48;
min5_ = min5 + 8'd48;
hour2 = hour2 + 8'd48;
min9 = min9 + 8'd48;
hour9 = hour9 + 8'd48;
u = hour2 * 10 + hour9;
if (u \ge 8'd12 \& u < 8'd24) begin
  nibs[34]=4'h5;
  nibs[35]=4'h0;
  nibs[36]=4'h4;
 nibs[37]=4'hD;
  end
 else if (u<8'd12 && u>=8'd0) begin
  nibs[34]=4'h4;
  nibs[35]=4'h1;
  nibs[36]=4'h4;
  nibs[37]=4'hD;
end
nibs[1]=4'h3;
nibs[2]=4'h3;
nibs[3]=4'h3;
nibs[4]=4'h2;
nibs[5]=4'h2;
nibs[6]=4'h8;
nibs[7]=4'h0;
nibs[8]=4'hC;
nibs[9]=4'h0;
nibs[10]=4'h6;
nibs[11]=4'h0;
nibs[12]=4'h1;
nibs[13]=4'h8;
nibs[14]=4'h0;
nibs[15]=1'b1;
nibs[16]=hour2 [7:4];//hours
nibs[17]=hour2 [3:0];
nibs[18]=hour9_[7:4];
```

```
nibs[19]=hour9_[3:0];
nibs[20]=4'h3;
nibs[21]=4'hA;
nibs[22]=min5 [7:4];//mins
nibs[23]=min5 [3:0];
nibs[24]=min9 [7:4];
nibs[25]=min9 [3:0];
nibs[26]=4'h3;
nibs[27]=4'hA;
nibs[28]=ten sec [7:4];//sec
nibs[29]=ten_sec_[3:0];
nibs[30]=one sec [7:4];
nibs[31]=one sec [3:0];
nibs[32]=4'h2;
nibs[33]=4'h0;
nibs[38]=4'hC;
nibs[39]=4'h0;
nibs[40]=4'h2;
nibs[41]=4'h0;
nibs[42]=4'h2;
nibs[43]=4'h0;
nibs[44]=4'h2;
nibs[45]=4'h0;
nibs[46]=4'h2;
nibs[47]=4'h0;
nibs[48]=4'h2;
nibs[49]=4'h0;
nibs[50]=4'h2;
nibs[51]=4'h0;
if(i<15)
begin
  rs<=1'b0;
  data=nibs[i];
  en<=1'b1;
  if(count == 800)
  begin
    en<=1'b0;
    count<=0;
    i <= i+1;
  end
  else
```

```
count<=count+1;
end
  if(i==15)
  begin
    if(count==60000)
    begin
     count<=8'd0;
     i <= i+1;
    end
     else
     count<=count+1;
  end
  if((i>15 && i<38)||(i>39 && i<=51))
  begin
   rs<=1'b1;
   data=nibs[i];
   en<=1'b1;
   if(count==800)
   begin
    en<=1'b0;
    count<=8'd0;
    i<=i+1;
   end
   else
    count<=count+1;
   end
if(i > = 38 \&\& i < = 39)
  begin
    rs<=1'b0;
    data = nibs[i];
    en<=1'b1;
    if(count==800)
    begin
     en<=1'b0;
     count<=8'd0;
     i <= i+1;
    end
    else
     count<=count+1;
    end
    if(i>51)
      i<=13;
```

```
end
endmodule
```

```
// code for 12 hour clock
/*
else if(button==0)//12hours begin
delay<=27'b0000;
if (ten sec==8'd5 && one sec==8'd9 && min5==8'd5 && min9==8'd9 &&
hour9>=8'd1 && hour2>=8'd1) begin//resetting clock to 00:00:00 after
23:59:59
 ten sec <= 8'd0;
 one sec<=8'd0;
 min9<=8'd0;
 min5<=8'd0:
 hour9<=8'd0:
 hour2.<=8'd0:
 end
 else if (ten sec==8'd5 && one sec==8'd9 && min5==8'd5 && min9==8'd9
&& hour9==8'd9) begin //resetting minutes and sec
 ten sec <= 8'd0;
 one_sec<=8'd0;
 min9<=8'd0;
 min5 < = 8'd0;
 hour9.<=8'd0;
 hour2.<= hour2.+8'd1;
 end
 else if (ten sec==8'd5 && one sec==8'd9 && min5==8'd5 && min9==8'd9)
begin
 ten sec<=8'd0;
 one sec <= 8'd0;
 min9<=8'd0:
 min5<=8'd0;
 hour9.<=hour9.+8'd1;
 end
 else if (ten sec==8'd5 && one sec==8'd9 && min9==8'd9 ) begin
 ten sec <= 8'd0;
 one sec<=8'd0;
```

```
min9<=8'd0;
  min5 \le min5 + 8'd1;
 end
 else if (ten sec==8'd5 && one sec==8'd9) begin
 ten sec <= 8'd0;
  one sec <= 8'd0;
  min9 \le min9 + 8'd1;
 end
else if(one sec==8'd9) begin
 one sec<=8'd0;
 ten_sec<=ten_sec+3'd1;
 end
else if(one sec<8'd9) begin
one_sec <= one_sec + 8'd1;
end
end
if (hour2 <=8'd1 && hour9 < 8'd2) begin
part1=4'h4;
part2=4'h1;
end
else if (hour2 >= 8'd1 && hour9 >= 8'd2 )begin
part1=4'h7;
part2=4'h0;
end
end
end //end for always */
module alarmHex(clk, rst, en in, time in, time set in, set time, ring,
end ring);
 input clk, rst, set time, end ring, en in;
```

```
output reg ring;
input [10:0] time set in, time in;
reg [10:0] time_alarm;
reg en;
//set alarm time
always@(posedge clk or posedge rst)
 begin
  if(rst)
  begin
   time alarm \leq 11'd0;
  end
  else
  begin
   time_alarm <= (set_time) ? time_set_in : time_alarm;
  end
 end
//handle to ringing of the alarm
always@(posedge clk or posedge rst)
 begin
 if(rst)
   begin
   ring <= 1'b0;
   end
else
   begin
   if(en)
    begin
       //while ringing: stop if end ring pressed
       //otherwise start ringing when time is equal to snooze
       ring <= (ring) ? (~end_ring) : (time_alarm == time_in);
      end
   end
 end
//keep ringing shut after end_ring if high, but not disable for next day
always@(posedge clk)
 begin
  if(time alarm == time in)
   begin
     en <= (end_ring) ? 1'b0 : en;
```

```
end
else
begin
en <= en_in;
end
end
endmodule//alarm
*/
```

# explanation:

the inputs and outputs are assigned in the pcf file according to the top module.

There is an inbuit clock in Vaman Board

glal4s3b cell macro u glal4s3b cell macro (.Sys Clk0 (clk),)

in the first few lines we defined all parameters, variable and integers req for required to generate a clock.

{ten\_sec,min5,hour2}represents ten\_sec is the tenths place of second,min5 is tenths place of minutes,hour2 is the tenths place of hour.

 $\{ one\_sec, min9, hour9 \}$  these are the units place of second , minute and hour .

We then introduce an integer x=0, we used it to intitiate the units and tenth's values of sec , min ,hour . By creating an if statement in side the first always block.

And when they are intialised after that x value is made 1 so that the same 'if' block doesn't get excetued many .

When the value of x=1, the main code stars.

In the first if block we reset the time when it reaches 23:59:59.

in the first else if block we reset the time when unit place of hour reaches 9 and also add '+1' to tenths place of hour 'and' reset when min is 59 'and' reset when sec is 59.

in the second if else block min 'and' sec are reset as they reach 59. in the third if else block the sec resets as it reaches 59 and the thenths pplace of min gets increment of +1 as units place reaches 9.

in the fourth if else block the sec get reset as it reaches 59.

in the fifth if else block the seconds get reset when the units digit reaches 9 and increments tenths place by +1.

In the next always block we try to display the clock with AM / PM. We uised a parameter u to find wether the hours part is greater than or

equal to 12 of less then 12 to show AM /PM.

We took help of Rajashekar sir to implement the LCD display and by using the hex value table we assigned the values of hours,min and sec to respective cells in a LCD display.

We then made an if statement depending on u wether to print AM,PM. We then have some If else Statements which are used to assign the values of the hours, min, sec to data [7: 4].

at last we also included our 12 hour clock code, since we dont how to get input by giving an port into FPGA, we tried many combinations of ports and ran several bin file creations but was always not giving the expected LCD display.

This part of 12 hour clock was working when seperated from the 24 hour clock.

Another code for alarm was written but not implimented as we were facing issues due to LCD display and changing the modes in clock.

Flashing the code into Vaman FPGA:

the code used to generate a bin file is

"ql\_symbiflow -compile -d ql-eos-s3 -P PU64 -v clovk245.v -t co7 -p .pcf -dump binary "

the code used to send this bin file into Vaman FPGA

" python3 TinyFPGA-Programmer-Application/tinyfpga-programmer-gui.py --port /dev/ttyACM0 --appfpga co7.bin --mode fpga –reset

### Conclusion:

In conclusion, the Vaman FPGA board's digital clock has been successfully implemented using Verilog, proving the usefulness of digital design principles in actual embedded systems.

The link for codes and video:

https://github.com/Manohark25/clock25 -----codes https://drive.google.com/file/d/1FyeQV09TPwFVnOXhEq9D8zPGMOAZiwPi/view?usp=sharing -----video