

భారతీయ సాంకేతిక విజ్ఞాన సంస్థ హైదరాబాద్ भारतीय प्रौद्योगिकी संस्थान हेदराबाद Indian Institute of Technology Hyderabad

# Department of Electrical Engineering Indian Institute of Technology Hyderabad

**RTL Synthesis - Execution and Reporting** 

by

EE23BTECH11215 Popmetee Spiker Verme

EE23BTECH11215 - Penmetsa Srikar Varma EE23BTECH11208 - Manohar K

# **Approach for Automation:**

We first created our own directory named **sriman** with login password **sree@man**We wrote a bash script which creates folders as mentioned above in our directory

```
#!/bin/bash
2
   benchmarkslist=()
  for i in {1..10}; do
       benchmarkslist+=("benchmark$i")
   done
   subdirectories=("rtl" "tcl" "output" "reports" "constraint")
   for benchmark in "${benchmarks[0]}";
10
11
      mkdir -p "$benchmark"
12
     for sub_dir in "${sub_dirs[0]}";
13
14
          mkdir -p "$benchmark/$sub_dir"
15
       done
   done
17
```



## **Script Explained:**

Above bashscript creates 10 benchmarks folders with names benchmark1, benchmark2..so on to benchmark10

Creates sub folders "rtl", "tcl", "reports", "output", "constraint" in each of benchmark

We then wrote a bash script which modifies constraint and tcl files from provided demo directory, creating new constraint, tcl files for each benchmark directory

```
#!/bin/bash
  benchmarks=("benchmark7" "benchmark8" "benchmark3" "benchmark4" "benchmark5"
    "benchmark6" "benchmark1" "benchmark2" "benchmark9" "benchmark10")
  top_modules=("FADD.v" "FADD_Dual_Main.v" "IIR_filter.v" "FIR_filter.v" "c6288.v"
           "b14.vhd" "b15.vhd" "UART.v" "FADD.v" "FADD_Dual_Main.v" "UART_RX.v" "UART_TX.v")
   hometoaddr="/DIG_DESIGN/INTERNS/dic_lab_02/sriman"
   freqs=("100MHtz" "400MHtz")
   modes=("slow" "fast" "fast_hvt" "slow_hvt" "fast_lvt" "slow_lvt")
11
   for i in "${!benchmarks[0]}";
12
13
  rtlpath="$hometoaddr/$benchmark/rtl"
14
   tclpath="$hometoaddr/$benchmark/tcl"
   benchmark="${benchmarks[i]}"
   top_module="${top_modules[i]}"
   constraintpath="$hometoaddr/$benchmark/constraint"
18
   if [[ "$top_module" == *.v ]];
20
   top_module_name=$(basename "$top_module" .v)
22
   elif [[ "$top_module" == *.vhd ]];
24
   top_module_name=$(basename "$top_module" .vhd)
26
   for freq in "${freqs[0]}";
27
  if [[ $freq == "100MHtz" ]];
29
  then
  clk_period="10"
31
32 clk_waveform="{0 5}"
if [[ $freq == "400MHtz" ]];
35 then
 clk_period="2.5"
37 clk_waveform="{0 1.25}"
  fi
   done
39
  sdc_file="$constraintpath/${top_module_name}_${freq}.sdc"
41
```

```
echo "# Clock constraints"
   clk_variables=$(grep -iP "input\s+(\w+\s+)?\S*(clk|clock)\S*" "$top_file" |
   sed 's/;//' | tr -s ',' '\n' | tr -s '[:space:]' '\n' | grep -iP "(clk|clock)")
   if [[ "$top_file" == *.vhd ]];
   then
47
   clk_variables=$(grep -iP "port\s*\(.*\s*in\s+.*(clk|clock)\S*.*\)" "$top_file" |
   sed 's/port\s*//g' | tr -s ',' '\n' | tr -s '[:space:]' '\n' | grep -iP "(clk|clock)")
   fi
50
51
  if [[ -z "$clk_variables" ]]; then
  clk variables="clk"
53
54
   for clk_variable in $clk_variables;
55
56
   echo "create_clock -name $clk_variable -period $clk_period -waveform $clk_waveform
   [get_ports \"$clk_variable\"]"
58
   echo "set_clock_transition -rise 0.1 [get_clocks \"$clk_variable\"]"
   echo "set_clock_transition -fall 0.1 [get_clocks \"$clk_variable\"]"
   echo "set_clock_uncertainty 0.01 [get_clocks \"$clk_variable\"]"
   done
62
   reset_variables=$(grep -iP "input\s+(\w+\s+)?\S*(rst|reset)\S*" "$top_file" |
64
   sed 's/;//' | tr -s ',' '\n' | tr -s '[:space:]' '\n' | grep -iP "(rst|reset)")
66
   if [[ "$top_file" == *.vhd ]];
   reset_variables=$(grep -iP "port\s*\(.*\s*in\s+.*(rst|reset)\S*.*\)" "$top_file" | sed 's/port\s*//g'
70
   if [[ -z "$reset_variables" ]];
72
73
   reset_variables="rst"
74
75
   for reset_variable in $reset_variables; do
   echo "set_input_delay -max 1.0 [get_ports \"$reset_variable\"] -clock [get_clocks \"$clk_variable\"]"
77
   done
78
   grep -E "input\s+[^;]+;" "$top_file" | sed -E 's/input\s+|\s*;//g' | tr -s ',' '\n' | while read -r in
   if [[ "$input_port" = ~ \[.*\] ]]; then
81
   echo "set_input_delay -max 1.0 [get_ports \"$input_port\"] -clock [get_clocks \"$clk_variable\"]"
   echo "set_input_delay -max 1.0 [get_ports \"$input_port\"] -clock [get_clocks \"$clk_variable\"]"
   fi
85
   done
   grep -E "output\s+[^;]+;" "$top_file" | sed -E 's/output\s+|\s*;//g' | tr -s ',' '\n' | while read -r
```

```
if [[ "$output_port" =~ \[.*\] ]]; then
   echo "set_output_delay -max 1.0 [get_ports \"$output_port\"] -clock [get_clocks \"$clk_variable\"]"
   echo "set_output_delay -max 1.0 [get_ports \"$output_port\"] -clock [get_clocks \"$clk_variable\"]"
93
   done
   }
             > "$sdc_file"
95
    #TCL
97
    for mode in "${modes[@]}"; do
        if [[ $mode == *"_lvt" ]]; then
            lib_name="${mode%%_*}_vdd1v0_basicCells_lvt.lib"
100
        elif [[ $mode == *"_hvt" ]]; then
101
            lib_name="${mode\\\_*}_vdd1v0_basicCells_hvt.lib"
102
        else
103
            lib_name="${mode}_vdd1v0_basicCells.lib"
104
        fi
105
   done
106
107
       tcl_path="$tclpath"
108
       tcl_file="$tcl_path/${top_module_name}_${freq}_${mode}.tcl"
109
                     if [[ "$top_file" == *.v ]];
110
                     then
111
                         hdl_files=$(ls "$rtlpath"/*.v 2>/dev/null | tr '\n' ' ')
112
                         read_hdl_cmd="read_hdl $hdl_files"
113
                     elif [[ "$top_file" == *.vhd ]];
114
                      then
                         hdl_files=$(ls "$rtlpath"/*.vhd 2>/dev/null | tr '\n' ' ')
116
                         read_hdl_cmd="read_hdl -vhdl $hdl_files"
117
                     fi
118
119
                     cat <<EOT > "$tcl_file"
120
    #################technology file setup
121
122
   set_attribute init_lib_search_path /DIG_DESIGN/INTERNS/PDK_DIC
123
   set_attribute init_hdl_search_path $rtlpath
124
   set_attribute library $lib_name
125
    $read_hdl_cmd
127
128
   elaborate
129
   read_sdc $sdc_file
131
132
   set_attribute syn_generic_effort medium
133
   set_attribute syn_map_effort medium
```

```
set_attribute syn_opt_effort medium
135
136
   syn_generic
137
138
   syn_map
   syn_opt
139
140
   ####### output
141
   write_hdl -mapped > $hometoaddr/$benchmark/output/${top_module_name}_${freq}_${mode}.v
142
   write_sdc > $hometoaddr/$benchmark/output/${top_module_name}_${freq}_${mode}.sdc
143
144
   # Write results in Report folder
145
   report_timing > $hometoaddr/$benchmark/reports/${top_module_name}_${freq}_${mode}_timing.rpt
146
   report_power > $hometoaddr/$benchmark/reports/${top_module_name}_${freq}_${mode}_power.rpt
147
   report_area > $hometoaddr/$benchmark/reports/${top_module_name}_${freq}_${mode}_area.rpt
148
149
   quit
150
   EOT
151
        echo "Generated TCL script for $benchmark, freq=$freq, mode=$mode"
152
        done
153
          done
154
        else
155
     echo "RTL directory not found for running benchmark: $benchmark"
156
        fi
157
   done
158
159
```

#### **Script Explained:**

Above bashscript creates the whole lot of input files for synthesis within a single run

We defined each benchmark and their corresponding top module (where constraints are applied) are defined in different arrays

We also defined frequency and mode array (where constraints and libraries are defined in generated tcl file)

It loops over each benchmark, further loops frequency and then loop libraries creating loop variables which can be used in writing constraints (.sdc) and .tcl file generation

It generates constraint (.sdc) file according to frequency, checks for .v or .vhd file and checks for input and output ports to assign maximum delay of 1ns (for each port)

Saves them in constraint folder of same benchmark

Referring to generated .sdc file, script goes to every rtl folder of benchmarks, reads \*.v or \*.vhd, generates .tcl file and save them in tcl folder of same benchmark

This way above bashscript works really fine for generating whole lot of input constraints and tcl files within a single run

```
#!/bin/bash
   SERVER="dic_lab_020192.168.88.31"
   PASSWORD="sree@man"
   REMOTE_BASE_DIR="sriman"
   declare -A files_to_upload=(
       ["Downloads/IIR_filter.v"]="benchmark1/rtl"
       ["Downloads/FIR_filter.v"]="benchmark2/rtl"
       ["Downloads/c6288.v"]="benchmark3/rt1"
10
       ["Downloads/b14.vhd"]="benchmark4/rtl"
11
       ["Downloads/b15.vhd"]="benchmark5/rtl"
12
       ["Downloads/UART.v"]="benchmark6/rtl"
13
       ["Downloads/align_mantisa.v"]="benchmark7/rtl"
14
       ["Downloads/Extract.v"]="benchmark7/rtl"
15
       ["Downloads/FADD.v"]="benchmark7/rtl"
       ["Downloads/Normalization.v"]="benchmark7/rtl"
17
       ["Downloads/Operation.v"]="benchmark7/rtl"
18
       ["Downloads/Result_and_exception.v"]="benchmark7/rtl"
19
       ["Downloads/Alignment.v"]="benchmark8/rtl"
20
       ["Downloads/Extraction.v"]="benchmark8/rtl"
21
       ["Downloads/FADD_Dual_Main.v"]="benchmark8/rtl"
22
       ["Downloads/Normalization_1.v"]="benchmark8/rtl"
23
       ["Downloads/Operation_1.v"]="benchmark8/rtl"
       ["Downloads/Pipeline_Reg.v"]="benchmark8/rtl"
25
       ["Downloads/Result.v"]="benchmark8/rtl"
       ["Downloads/data_sampling.v"]="benchmark9/rtl"
2.7
       ["Downloads/deserializer.v"]="benchmark9/rtl"
28
       ["Downloads/edge_bit_counter.v"]="benchmark9/rtl"
29
       ["Downloads/par_chk.v"]="benchmark9/rt1"
30
       ["Downloads/stp_chk.v"]="benchmark9/rtl"
31
       ["Downloads/strt_chk.v"]="benchmark9/rtl"
32
       ["Downloads/uart_rx_fsm.v"]="benchmark9/rtl"
33
       ["Downloads/UART_RX.v"]="benchmark9/rtl"
34
       ["Downloads/mux.v"]="benchmark10/rtl"
35
       ["Downloads/mux_1.v"]="benchmark10/rtl"
36
       ["Downloads/parity_calc.v"]="benchmark10/rtl"
37
       ["Downloads/Serializer.v"]="benchmark10/rtl"
38
       ["Downloads/uart_tx_fsm.v"]="benchmark10/rtl"
       ["Downloads/UART_TX.v"]="benchmark10/rtl"
40
   )
41
42
   for file in "${!files_to_upload[@]}"; do
```

```
destination="${files_to_upload[$file]}"
echo "Uploading $file to $SERVER:$REMOTE_BASE_DIR/$destination"
sshpass -p "$PASSWORD" scp "$file" "$SERVER:$REMOTE_BASE_DIR/$destination"
done

echo "All files uploaded successfully!"
```

# **Script Explained:**

Above bashscript directly uploads downloaded rtl files from local directory to remote server within single run without giving password each time we upload

We then used following bashscript to execute, generated tcl files for each benchmark

```
#!/bin/bash
benchmarks=("benchmark1" "benchmark2" "benchmark3" "benchmark4" "benchmark5"

"benchmark6" "benchmark7" "benchmark8" "benchmark9" "benchmark10")

homedirectory="/DIG_DESIGN/INTERNS/dic_lab_02/sriman"

for benchmark in "${benchmarks[@]}"; do

tcl_dir="$homedirectory/$benchmark/tcl"

tcl_files=$(find "$tcl_dir" -type f -name "*.tcl")

for tcl_file in $tcl_files; do

echo "Running TCL script: $tcl_file"

genus -legacy_ui -f "$tcl_file"

done

done
```

#### **Script Explained:**

Above bashscipt will execute generated tel files across all benchmarks within single run and we can also adjust which benchmark will be running first also

We then used following command for extracting Timing, Area and Power reports data and set output files as timing.txt, area.txt and power.txt

```
grep -r "Timing slack" > timing.txt #timing
grep -r "Subtotal" > power.txt #power
grep -r "<none>" > area.txt #area
```

# **Commands Explained:**

By executing above commands, all lines having "text" along with their origin of file name will be stored in a .txt file Several operations on those generated text files would give us .csv files which are ready to plot, analysis the generated reports

We then used a bash script to extract final .csv data from .txt files and plotted graphs for pictorial representation

```
#!/bin/bash
input_dir="./input_files"
output_file="./extracted_lines.txt"

> "$output_file"
for file in "$input_dir"/*; do
    if [ -f "$file" ]; then # Ensure it's a file
# here we extract the line 13(this line is repeated in every file) and append it to the output file
sed -n '13p' "$file" >> "$output_file"
fi
done
```

#### **Script Explained:**

Above script extracts 13th line of all generated Area reports which gives us total Area of each benchmark module and gets ready for .csv file generating

We then used following python code for extracting count for each cell type, extracting into .csv file

```
import re
   from collections import defaultdict
   def count_cell_types_in_file(file_path):
       cell_counts = defaultdict(int)
       current_module = None
       with open(file_path, 'r') as file:
           for line in file:
               line = line.strip()
                module_match = re.match(r'^\s*module\s+(\w+)\s*', line)
10
                if module_match:
11
                    current_module = module_match.group(1)
12
                    continue
13
14
                if re.match(r'^\s*endmodule', line):
15
                    current_module = None
16
                    continue
17
18
```

```
if current_module:
19
           cell_match = re.match(r"^\s*(\w+)\s+\\?[\w\[\]\d]+(?:\([\w\d,\s]+\))?\s*(", line)
           if cell_match:
21
           cell_type = cell_match.group(1)
               cell_counts[cell_type] += 1
23
       return cell_counts
25
   file_path = "zebra/sriman/benchmark10/output/UART_TX_100MHtz_fast.v"
27
  total_cells = 0
29
  for cell_type, count in sorted(count_cell_types_in_file(file_path).items()):
       print(f" {cell_type}, {count}")
31
       total_cells += count
32
```

## **Script Explained:**

Above Python code generates csv of cell type and count, outputting to a .csv file directly generates .csv file, which is ready to plot

#### **Observations on Automation:**


We used following python code for getting plot of Timing and Power reports


```
def plot_benchmark_differences(data):
      benchmarks = data['Benchmark'].unique()
2
       for benchmark in benchmarks:
           benchmark_data = data[data['Benchmark'] == benchmark]
           plt.figure(figsize=(14, 6))
 plt.subplot(1, 2, 1)
  sns.barplot(x="Speed_Variation", y="Power", hue="Frequency", data=benchmark_data,
  palette="viridis")
 plt.title(f"Power Differences for {benchmark}", fontsize=14)
plt.xlabel("Speed Variation")
plt.ylabel("Power (W)")
  plt.xticks(rotation=45)
 plt.subplot(1, 2, 2)
sss.barplot(x="Speed_Variation", y="Slack", hue="Frequency", data=benchmark_data,
  palette="rocket")
17
plt.title(f"Timing Differences for {benchmark}", fontsize=14)
plt.xlabel("Speed Variation")
plt.ylabel("Slack (ps)")
  plt.xticks(rotation=45)
21
```


- plt.tight\_layout()
- plt.show()


# Timing and Power reports of six libraries of each benchmark as per frequency




















# We wrote following python code for getting plot of Area reports


```
def plot_area_differences(data):
       modules = data['Module'].unique()
       for module in modules:
           module_data = data[data['Module'] == module]
   plt.figure(figsize=(14, 6))
   sns.barplot(x="Speed_Variation", y="Area", hue="Frequency", data=module_data,
   palette="viridis")
  plt.title(f"Area Differences for {module}", fontsize=14)
   plt.xlabel("Speed Variation")
   plt.ylabel("Area")
   plt.xticks(rotation=45)
13
14
   plt.tight_layout()
15
   plt.show()
```


# Area reports of six libraries of each benchmark as per frequency































# Count of each cell type of benchmarks (fast type with 100 Mega Hz)


























We have used following bashscript to re download, generated reports from server into local directory

```
#!/bin/bash
SERVER="192.168.88.31"
USER="dic_lab_02"
PASSWORD="sree@man"
REMOTE_DIR="/DIG_DESIGN/INTERNS/dic_lab_02"
LOCAL_DIR="$HOME/Downloads"
sshpass -p "$PASSWORD" scp -r "$USER@$SERVER:$REMOTE_DIR/sriman" "$LOCAL_DIR"
sshpass -p "$PASSWORD" scp "$USER@$SERVER:$REMOTE_DIR/runbash.sh" "$LOCAL_DIR"
echo "Download completed successfully."
```

#### **Most Power consuming Sub blocks:**

For FIR\_filter 400 MHz slow, 400 MHz slow\_hvt

For IIR\_filter 400 MHz slow, 400 MHz slow\_lvt, 400 MHz slow\_hvt

For entire c6288 and FADD modules, except for 100 MHz, 400MHz of FADD\_Dual\_Main except fast\_lvt

For b14 400 MHz slow, 400 MHz slow\_lvt, 400 MHz slow\_hvt have **Logic** as most power consuming sub block

For all other remaining **Registers** are being most power consuming sub block of modules

## Most Area consuming Sub blocks:

For UART\_TOP UART\_RX, for UART\_RX edge\_bit\_counter and for UART\_TX Serializer\_WIDTH8 are being most Area consuming modules

For remaining, benchmark modules themselves contribute largest Area in the design

# THANK YOU