

$\text{Speedup} = \text{exectime_old} / \text{exectime_new} = 1 / (1 - \text{frac_en}) + (\text{frac_en} / \text{speedup_en})$
 $\text{exectime_new} = \text{exectime_old} * [(1 - \text{frac_en}) + \text{frac_en} / \text{speedup_en}]$
 CPU time = cpu clock cycles for program / clock rate
 CPU time = cpu clock cycles for program * clock cycle time
 $\text{inst} / \text{prog} * \text{clock cycles} / \text{inst} * \text{seconds} / \text{clock cycle} = \text{seconds} / \text{program} = \text{CPU time}$
 CPI stuff with different instructions is just a weighted average
 $\text{Speedup} = \text{CPU time_orig} / \text{CPU time_new}$
 antidepedence (war) so that i reads. output dependence (waw). raw (true data dependence)
 2-bit prediction scheme needs to be wrong twice to change its mind
 reorder-buffer holds result until instruction commits**
 branch-target buffers rule. Branch penalty = penalty * (probably in buffer, but not taken + branch not in buffer, but taken)
 pipeline cpi = ideal + structural stalls + data stalls + control stalls
 pipeline speedup = avg inst time without / avg inst time with
 avg inst time = clock cycle * avg CPI
 clock cycle pipelined = clock cycle normal / pipe depth.
 Pipe depth = clock cycle unpipe / clock cycle piped
 speedup from pipeline = $[1 / (1 + \text{pipeline stall cycles per inst})] * \text{pipe depth}$
 if 2 two instructions need to use memory with 1 bus you'll have to stall
 pipeline speedup = $\text{depth} / (1 + \text{branch_freq} * \text{branch penalty} /* \text{using branch delay slot} */$
 pipeline stall cycles from branches = $\text{branch_freq} * \text{branch penalty}$
 pipeline speedup = $\text{depth} / 1 + \text{pipeline stall cycles per instruction}$
 branch penalties: $\text{CPI} = (1 - \text{branch \%}) * \text{non-branch CPI} + \text{branch\%} * \text{branch CPI}$
 $\text{CPI} = (1 - \text{branch\%}) * 1 + \text{branch\%} * (1 + \text{penalty})$
 $\text{CPI} = 1 + (\text{branch\%} * \text{penalty})$
 penalty = $(\text{not taken\%} * \text{not taken cost}) + (\text{taken\%} * \text{taken cost})$
 remember there is no branch penalty on the times you can usefully use delay slot

Register	Add R3, R4	$\text{Regs}[\text{R3}] = \text{Regs}[\text{R3}] + \text{Regs}[\text{R4}]$
Immediate	Add R4, #3	$\text{Regs}[\text{R4}] = \text{Regs}[\text{R4}] + 3$
Displacement	Add R4, 100(R1)	$\text{Regs}[\text{R4}] = \text{Regs}[\text{R4}] + \text{Mem}[100 + \text{Regs}[\text{R1}]]$
Register Indirect	Add R4, (R1)	$\text{Regs}[\text{R4}] = \text{Regs}[\text{R4}] + \text{Mem}[\text{Regs}[\text{R1}]]$

Chip Die Equations: