
(Park Sun Woo)

```
⊞ mu×41_tb,v⊠
■ mux41,v
  1 module mux41(a,b,c,d,sel,y);
                                            `timescale 1ns/1ns
         input [3:0] a,b,c,d;
                                           module mux41 tb();
  3
         input [1:0] sel;
                                         3
                                                wire [3:0] y;
         output reg [3:0] y;
  4
                                                reg [3:0] a,b,c,d;
  5
                                         5
                                                reg [1:0] sel;
  6
         always@(*) begin
                                         6
                                                integer i;
  7
             case(sel)
                                         7
                                         8
  8
              2'b00: y=a;
                                                mux41 m1 (a,b,c,d,sel,y);
  9
              2'b01: y=b;
                                         9
              2'b10: y=c;
                                        10
                                                initial begin
             2'b11: y=d;
 11
                                        11
                                                    a=$random;
 12
              endcase
                                        12
                                                    b=$random;
 13
         end
                                        13
                                                    c=$random;
 14 endmodule
                                        14
                                                    d=$random;
                                        15
                                                    sel=0;
 16 //mux41.v
                                        16
                                                    for(i=0; i<5; i=i+1)</pre>
                                        17
                                                         #1 sel = sel+1;
                                                \quad \text{end} \quad
                                        18
                                        19 endmodule
                                           //mux41 tb.v
                                               Verilog file
```



I make 4:1 mux using case and set input and output 4bits [3:0], sel 2bits [1:0]

In testbench I initialized reg a,b,c,d randomly by using \$random and use for to change sel value I add #1 at line 17 because in initial they didn't show the changes of sel values