


HW2 Design a 4:1 mux

2017114559 박선우

(Park Sun Woo)

```
1 module mux41(a,b,c,d,sel,y);
2     input [3:0] a,b,c,d;
3     input [1:0] sel;
4     output reg [3:0] y;
5
6     always@(*) begin
7         case(sel)
8             2'b00: y=a;
9             2'b01: y=b;
10            2'b10: y=c;
11            2'b11: y=d;
12        endcase
13    end
14 endmodule
15
16 //mux41.v
```

```
1 `timescale 1ns/1ns
2 module mux41_tb();
3     wire [3:0] y;
4     reg [3:0] a,b,c,d;
5     reg [1:0] sel;
6     integer i;
7
8     mux41 m1 (a,b,c,d,sel,y);
9
10    initial begin
11        a=$random;
12        b=$random;
13        c=$random;
14        d=$random;
15        sel=0;
16        for(i=0; i<5; i=i+1)
17            #1 sel = sel+1;
18    end
19 endmodule
20 //mux41_tb.v
```



I make 4:1 mux using case and set input and output 4bits [3:0] , sel 2bits [1:0]

In testbench I initialized reg a,b,c,d randomly by using \$random and use for to change sel value I add #1 at line 17 because in initial they didn't show the changes of sel values