## HW#3 design an inverter that models delay

2017114559 박선우

```
🔚 notif0_tb,∨🔼
     module notif0 tb();
           reg in,ctrl;
          wire out4559;
 4
 5
           notif0 #(40,60,80) n1(out4559,in,ctrl);
 6
           initial begin
 8
                in=0;
 9
                ctrl=0;
                                      I set Rise delay 40, fall delay 60,
10
           end
                                      turn-off delay 80
11
12
           always
13
                #100 in=~in;
14
           always
                #200 ctrl=~ctrl; Input chainges in every 100ns
15
                                      Control changes in every 200ns
16
      endmodule
17
```

## **Waveform Result**

