

COMP311-1 Logic Circuit Design Chap. 8

Instructor: Taigon Song (송대건)

2019 Fall

8.1 Differences between Tasks and Functions

Table 8-1. Tasks and Functions

Functions	Tasks
A function can enable another function but not another task.	A task can enable other tasks and functions.
Functions always execute in 0 simulation time.	Tasks may execute in non-zero simulation time.
Functions must not contain any delay, event, or timing control statements.	Tasks may contain delay, event, or timing control statements.
Functions must have at least one input argument. They can have more than one input.	Tasks may have zero or more arguments of type input, output, or inout.
Runctions always return a single value. They cannot have output or inout arguments.	Tasks do not return with a value, but can pass multiple values through output and inout arguments.

Note

- Both tasks and functions must be defined in a module and are local
- Functions are used for purely combinational purposes w/ one output
- Tasks and functions do not contain always or initial statements

4 KNU

8.2.1/8.2.2 Task Declaration and Invocation/Task Examples

- Some points to notice
 - I/O uses input, output, or inout, based on the type of argument declared
 - Tasks can invoke other tasks or **functions**
 - "Task" Ports are used to connect external signals to the module
 - I/O arguments in a task are used to pass values to and from the task
 - Can operate on "reg" variables

```
task declaration ::=
            task [ automatic ] task identifier ;
            { task item declaration }
           task [ automatic ] task identifier ( task port list ) ;
            { block item declaration }
            endtask
task item declaration ::=
         block item declaration
        | { attribute instance } tf input declaration ;
         { attribute instance } tf output declaration ;
        | { attribute instance } tf inout declaration ;
task port list ::= task port item { , task port item }
task port item ::=
            attribute instance } tf input declaration
        | { attribute instance } tf output declaration
        | { attribute instance } tf inout declaration
tf input declaration ::=
           input [ reg ] [ signed ] [ range ] list of port identifiers
        | input [ task port type ] list of port identifiers
tf output declaration ::=
            output [ reg ] [ signed ] [ range ]
list of port identifiers
        | output [ task port type ] list of port identifiers
tf inout declaration ::=
            inout [ reg ] [ signed ] [ range ] list of port identifiers
        | inout [ task port type ] list of port identifiers
task port type ::=
            time | real | realtime | integer
```

8.2.2 Task Examples

Example 8-2 Input and Output Arguments in Tasks

//Define a module called operation that contains the task bitwise oper

```
module operation;
parameter delay = 10;
reg [15:0] A, B;
reg [15:0] AB AND, AB OR, AB XOR;
always @(A or B) //whenever A or B changes in value
begin
        //invoke the task bitwise oper. provide 2 input arguments A, B
        //Expect 3 output arguments AB AND, AB OR, AB XOR
       //The arguments must be specified in the same order as they
       //appear in the task declaration
                                                                                              Note.
        bitwise oper (AB AND, AB OR, AB XOR, A, B);
                                                                   (always
                                                                                         With arguments
end
//define task bitwise oper
task bitwise oper;
                                                                    Example 8-3 Task Definition using ANSI C Style Argument Declaration
output [15:0] ab and, ab or, ab xor; //outputs from the task
input [15:0] a, b; //inputs to the task
                                                                    //define task bitwise oper
begin
                                                                    task bitwise oper (output [15:0] ab and, ab or, ab xor,
        \#delay ab and = a & b;
                                                                                        input [15:0] a, b);
        ab or = a \mid b;
                                                                    begin
        ab xor = a ^ b;
                                                                             \#delay ab and = a \& b;
                                                      가
end
                                                                            ab or = a \mid b;
endtask
                                                                            ab xor = a ^ b;
                                                                    end
endmodule.
                                                                    endtask
```

8.2.2 Task Examples

Example 8-4 Direct Operation on reg Variables

```
//Define a module that contains the task asymmetric sequence
module sequence;
reg clock;
initial
        init sequence; //Invoke the task init sequence
always
begin
        asymmetric sequence; //Invoke the task asymmetric sequence
end
//Initialization sequence
task init sequence;
begin
        clock = 1'b0;
end
endtask
//define task to generate asymmetric sequence
//operate directly on the clock defined in the module.
task asymmetric sequence;
begin
        #12 clock = 1'b0;
        #5 clock = 1'b1;
        #3 clock = 1'b0;
        #10 clock = 1'b1;
end
endtask
```

Note. Without arguments

endmodule

8.2.3 Automatic (Re-entrant) Tasks

- Tasks are normally static in nature
 - In short, it shouldn't be called at the same time
 - Use the keyword "automatic" when needed to make tasks re-entrant

Example 8-5 Re-entrant (Automatic) Tasks

```
// Module that contains an automatic (re-entrant) task
// Only a small portion of the module that contains the task definition
// is shown in this example. There are two clocks.
// clk2 runs at twice the frequency of clk and is synchronous
// with clk.
module top;
reg [15:0] cd xor, ef xor; //variables in module top
reg [15:0] c, d, e, f; //variables in module top
```

```
task automatic bitwise xor;
output [15:0] ab xor; 7/output from the task
input [15:0] a, \overline{b}; //inputs to the task
begin
    \#delay ab and = a & b;
    ab or = a \mid b;
    ab xor = a ^b;
end
endtask
```

automatic

// (continue)

```
// These two always blocks will call the bitwise xor task
// concurrently at each positive edge of clk. However, since
// the task is re-entrant, these concurrent calls will work correctly.
always @(posedge_clk)
    bitwise xor(ef xor, e, f);
always @(posedge clk2) // twice the frequency as the previous block
    bitwise xor(cd xor, c, d);
endmodule
```

8.3.1 Function Declaration and Invocation (Similar to FORTRAN) Example 8-6 Syntax for Functions

```
function declaration ::=
            function [ automatic ] [ signed ] [ range or type ]
            function identifier ;
            function item declaration { function item declaration }
            function statement
            endfunction
           | function [ automatic ] [ signed ] [ range or type ]
            function identifier (function port list );
            block item declaration { block item declaration }
            function statement
            endfunction
function item declaration ::=
         block item declaration
        | tf input declaration ;
function port list: = { attribute instance } tf input declaration {,
                       { attribute instance } tf input declaration }
range or type ::= range | integer | real | realtime | time
```

- · Functions can be declared if all the following conditions are true
 - No delay, timing, event control Function
 - Returns a single value
 - At least one input argument
 - No output or inout arguments
 - No non-blocking assignments

7/14 KNL

8.3.2 Function Examples

```
Example 8-7 Parity Calculation
//Define a module that contains the function calc parity
module parity;
reg [31:0] addr;
reg parity;
//Compute new parity whenever address value changes
always @(addr)
begin
        parity = calc parity(addr); //First invocation of calc parity
        $display("Parity calculated = %b", calc parity(addr) );
                                    //Second invocation of calc parity
end
//define the parity calculation function
function calc parity;
input [31:0] address;
begin
        //set the output value appropriately. Use the implicit
        //internal register calc parity.
       calc parity = ^address; //Return the xor of all address bits.
end
endfunction
. . .
endmodule
```

Note. C style also possible

function calc_parity (input [31:0] address);

8.3.2 Function Examples

Example 8-9 Left/Right Shifter

```
//Define a module that contains the function shift
module shifter;
//Left/right shifter
`define LEFT SHIFT
                        1'b0
`define RIGHT SHIFT
                       1'b1
reg [31:0] addr, left addr, right addr;
reg control;
//Compute the right- and left-shifted values whenever
//a new address value appears
always @(addr)
begin
        //call the function defined below to do left and right shift.
         left addr = shift(addr, `LEFT SHIFT);
                                                                                 automatic
         right addr = shift(addr, `RIGHT SHIFT);
end
//define shift function. The output is a 32-bit value.
function [31:0] shift;
input [31:0] address;
input control;
begin
        //set the output value appropriately based on a control signal.
       shift = (control == `LEFT SHIFT) ?(address << 1) : (address >>
1);
end
endfunction
endmodule
```

4 KNU

가

8.3.3 Automatic (Recursive) Functions

- Functions are normally used non-recursively
 - Like tasks, it shouldn't be called concurrently from two locations
 - Use the keyword "automatic" when needed to make recursive functions

automaic

Example 8-10 Recursive (Automatic) Functions

```
//Define a factorial with a recursive function
module top;
// Define the function
function automatic integer factorial;
input [31:0] oper;
integer i;
begin
if (operand >= 2)
   factorial = factorial (oper -1) * oper; //recursive call
else
   factorial = 1;
end
endfunction
// Call the function
integer result;
initial
     result = factorial(4); // Call the factorial of 7
     $display("Factorial of 4 is %0d", result); //Displays 24
end
endmodule
```

8.3.4 Constant Functions

- Constant function is a regular Verilog function with certain restrictions
 - Can be used to reference complex values
 - Can be used instead of constants

Example 8-11 Constant Functions

```
//Define a RAM model
module ram (...);
parameter RAM DEPTH = 256;
input [clogb2(RAM DEPTH)-1:0] addr bus; //width of bus computed
                                         //by calling constant
 가
                                         //function defined below
                                         //Result of cloqb2 = 8
                                         //input [7:0] addr bus;
//Constant function
function integer clogb2(input integer depth);
begin
   for(clogb2=0; depth >0; clogb2=clogb2+1)
      depth = depth >> 1;
end
endfunction
endmodule
```

11/14 KNU

8.3.5 Signed Functions

 Signed functions allow signed operations to be performed on the function return values

Example 8-12 Signed Functions

```
module top;
--
//Signed function declaration
//Returns a 64 bit signed value

function signed [63:0] compute_signed(input [63:0] vector);
--
--
endfunction
--
//Call to the signed function from the higher module
if(compute signed(vector) < -3)
begin
--
end
--
end
--
endmodule</pre>
```

In-class Activity

Design a "task" and a "function"

- Task
 - Design delays in a task statement
 - Conditions
 - Design an 4bit adder
 - Two inputs of a 4 bit adder gets new input values every 5ns using task.
- Function
 - Design a function that calculates 4bit x 4bit = 8bit
 - Multiplier
 - Conditions
 - Design a module and a testbench
 - Clk to toggle in every #10
 - Function inside the module

In-class Activity

Design flip-flops (FFs)

- Design the following FFs
 - Positive-edge-triggered FF
 - Negative-edge-triggered FF

```
combinational: and, or ...
sequential: latches, FF, memories
FF
      : positive edge (
       negative edge (
      : 0 (reset 0
                      Q 0
       1 (preset 1
sync: follows the clk
                       (set,reset
Async: changes instantly
       (set,reset
```

```
Positive-edge FF with async reset at 0
```

- Positive-edge FF with sync reset at 0
- Negative-edge FF with async preset at 0
- Positive-edge FF with sync preset at 1

```
module ff(q,d,clk,rst);
      input clk,d;
      output q;
      always@(posetge clk rst)begin
            if(rst = 0)
                   q=0;
            else
                  q < = d;
      end
endmodule
```

Positive-edge FF with async reset at 0, sync preset at 1, load at 1