

# Philip Tracton

REMOVED FROM WEB  
📱 REMOVED FROM WEB  
✉ REMOVED FROM WEB  
<https://github.com/ptracton>

## Summary

Experienced embedded systems engineer with a 25+ year track record of delivering high quality hardware and software designs. I have developed novel tools for simulating hardware and software together before manufacturing that has saved several hundred thousand dollars in time and materials. In addition to implementing designs I have taught many of students at UCLA Extension and California State University at Northridge how to design both Xilinx FPGA hardware and embedded C programming on an ARM Cortex M4.

## Engineering Experience

2022– **Principal IC Design Engineer, Medtronic Operations, Northridge, CA**

Present ○ *Implantable Artificial Intelligence* – Prototyping and evaluating performance in several dimensions for implementing artificial intelligence in an implantable device. This includes architecture and implementation of both the logic controller and compiler for feeding the logic the instructions to process the algorithm.

2013–2021 **Principal IC Design Engineer, Medtronic Neuromodulation, Northridge, CA**

- *G3 Decision Tree* – This was an independent "skunk works" project that has won funding in several competitions. This new Hardware SubRoutine fetches a linked list of trees from memory, pulls in the data from the sensors and performs the operations in sequence. It is in the process of being implemented in 55nm. This will be the first Machine Learning algorithm implemented in an implant device.
- *Microcortex* – Continued learning the Stim IC as the lead for Stim on this project. Replaced the entire clock tree for significant power savings. Parameterized the number of electrodes in the design. Lead and implemented using Jade Regman for generating register information and documentation. Implemented all of the custom generators in python.
- *EECAPS* – This project was used to learn the Stim IC for Neuromodulation Therapy. Implemented blanking communications channel between Stim and Sense ICs.
- *Pump Motor IC* – Digital IC developer on new electronics package for updating and enhancing the SynchroMed II device. Implemented new telemetry reset mechanism.
- *Haptix* – Firmware developer on DARPA funded project for prosthetic hand. Implemented the low level signal processing algorithms, battery management and battery recharge code. Lead unit testing effort of the low level code. Managed a team of 3 contractors to accomplish this goal in time.
- *CoSimulation* – Developed new techniques for simulating multiple ICs together. This includes new simulation tools, RTL and firmware. This lead to simulating die stacks and then whole hybrids. This technique has saved significant time and money in reducing board debug, bring up time and respins. This environment became the verification platform for several firmware, IC stacks and board projects.
- *Hardware SubRoutines* – Continued as a developer on the primary MCU platform shared by Neuromodulation and Cardiac divisions. Debugged and repaired the hardware implemented mathematical operations.

2006–2013 **Sr. IC Design Engineer**, *Medtronic Neuromodulation*, Northridge, CA

- *s0906a* – Installed and configured 2 IP blocks (DMA and SPI). Implemented 2 custom blocks, a hardware based firmware task scheduler and MAD to AHB Bridge.
- *s0905a* – Lead firmware engineer for new ARM Cortex-M3 based System On Chip. Created CMSIS compliant proto-type device drivers, boot  $\mu$ COS II, developed test applications, and boot ROM with symbolic linking all in simulation. Developed large demo application once silicon arrived.
- *D452* – Project lead for porting a pre-existing design from  $0.6\mu$  AMI/ON to  $0.25\mu$  TSMC. Replaced the memory and clock tree, added in ECC detection and control logic, significant power reduction while maintaining the same pad foot print.
- *D281* – Member of the team to design and implement the next generation digital ASIC for implantable devices. Responsible for implementing and testing DSP algorithms, 32 bit ALU, Timers, I2C core and power analysis in  $0.25\mu$  technology.
- *Common Platform FPGA* – Lead the team that is implementing the prototype to a new ASIC on a custom made Spartan 3 FPGA development board. Design includes a CPU, interfacing to memory, ADC and other custom hardware. Developed test benches, real time test software and boot code.

2002–2006 **Embedded Software Engineer**, *Medtronic Diabetes*, Northridge, CA

- *Vascular Glucose Monitoring System* – Implemented and debugged the software for a new glucose calculation and new sensor recalibration algorithm. All embedded code was in assembly. Created a new testing architecture to allow automated testing of embedded code.
- *2007 Implantable Pump Software* – Maintained and enhanced existing product software. Supported devices in the field and laboratory.

2000–2002 **Embedded Software Engineer**, *Zuma Networks*, West Hills, CA

- *Fatal Error* – Upon the crash of one of the embedded boards this program would collect information about the operating system, including a stack trace of the crashed task, capture the current state of the CPU and board, store the information to flash and reboot the system.
- *Live Test* – Developed an active task running at all times to confirm that the system is in an operational state. Upon detection of an error condition or a hot swap of certain cards this task reconfigures the hardware to compensate for the change.
- *Self Test* – Maintained and enhanced power on self test. At power on this task would go through the system to confirm that all parts are working. If a component failed, the failure and possible causes would be reported.
- *Frame Generator* – Designed, developed, and debugged traffic generating program. This program can dynamically change the relevant parameters for custom traffic needs.
- *Device Drivers* – Developed, implemented and debugged device drivers to custom ASICs and FPGAs

1998–2000 **Software Engineer**, *Teradyne*, Agoura Hills, CA

- *Scan Data Memory API* – Responsibilities included design, documenting, planning, scheduling, implementing and leading the team of engineers to create a new APU to the Scan Data Memory embedded on the Scan Path Option Board. Implemented the whole project in C/C++ on Solaris and finished ahead of schedule.

---

## Educator Experience

- 2023– **Instructor**, *California State University at Northridge*, Northridge, CA
- Present ○ *ECE 420* – Digital Systems Design with Programmable Logic is a senior undergraduate elective course. This course introduces students to VHDL and Xilinx FPGAs.
- *ECE 524L* – FPGA/ASIC Design and Optimization Using VHDL is a graduate level lab course. This lab course is a continuation of ECE 420 with advanced FPGA features in VHDL on a Xilinx device.
- 2010– **Instructor**, *UCLA Extension*, Westwood, CA
- Present ○ *Learning Python* – Taught an introduction to Python course that leads the students from installing Python to building their own weblog with a database backend. Taught class live and online.
- *Embedded Software 1* – This class introduces students to programming in C for an embedded ARM Cortex-M4 microprocessor. Students learn to write simple code to control hardware, handle interrupts and ultimately develop tasks running on FreeRTOS. Taught this class live and online.
- *Using FPGAs in Embedded Systems* – The class introduces the students to Verilog and developing modules and test benches. Students ultimately program the Digilent Nexys-2, later upgraded to the Basys-3, board with designs to control a variety of peripherals including UART, LED, and memories. Taught this class live and online.
- *Python on the Raspberry Pi* – This class uses Raspbian OS on a Raspberry Pi to develop applications in Python. The course covers web serving, databases, bread boarding electronics and interfacing, serial interfaces to external devices, and communication via Twitter and SMS. This course has only been online.

---

## Computer Skills

- Languages C, Python, Perl, Assembly (ColdFire, x86, PPC, Cortex-M3/M4), Verilog, VHDL
- Operating Systems Linux, FreeBSD, OpenBSD, Microsoft Windows (98/NT/ 2000/XP/7/10), ATI Nucleus Plus,  $\mu$ COS-II, FreeRTOS
- Tools Xilinx ISE/Vivado, Modelsim, Simvision, NCVerilog, Altera Quartus, SVN, Git, L<sup>A</sup>T<sub>E</sub>X

---

## Education

- 2002–2005 **Master of Science in Electrical Engineering**, *California State University Northridge*, Northridge, CA
- Project The Dynamic Burnin of the forward and inverse 2D Discrete Cosine Transform on a XC2V3000
- Advisor Professor Ramin Roosta
- 1993–1998 **Bachelor of Science in Electrical Engineering**, *University of Maryland*, College Park, MD

---

## Publications

- MAPLD **A Re-Programmable Platform for Dynamic Burn-in Test of Xilinx VirtexII**
- 2004 **3000 FPGA for Military and Aerospace Applications**
- Conference <http://www.klabs.org/mapld04/index.html>
- Paper [http://klabs.org/mapld04/papers/p/p108\\_roosta\\_p.doc](http://klabs.org/mapld04/papers/p/p108_roosta_p.doc)
- Presentation [http://klabs.org/mapld04/presentations/session\\_p/p108\\_roosta\\_s.ppt](http://klabs.org/mapld04/presentations/session_p/p108_roosta_s.ppt)

---

## References

Availabe upon request