

LAB Assignment 2 - Moving Average Filter

Simulation Results

- Wave forms
- 1. Carry Save Adder



2. Input Registers




3. 16 Operand Adder

		0.006 ns
Name	Value	0 ns 100 ns 200 ns 300 ns 400 ns 500 ns 600 ns 700 ns
1001112	value	
▶ ■ s0[10:0]	1	1
▶ 🌃 s1[10:0]	2	2
▶ S2[10:0]	3	3
▶ 🐝 s3[10:0]	4	4
▶ S4[10:0]	5	5
▶ 😽 s5[10:0]	6	6
▶ S6[10:0]	7	7
▶ 😽 s7[10:0]	8	8
▶ 🔣 s8[10:0]	9	9
▶ 🐝 s9[10:0]	10	10
▶ 510[10:0] s10[10:0]	11	11
▶ ■ s11[10:0]	12	12
▶ S12[10:0]	13	13
▶ ■ s13[10:0]	14	14
▶ ■ s14[10:0]	15	15
▶ ■ s15[10:0]	16	16
sum[14:0]	136	136


4. Moving Average Filter

Behavioral




Post-Route





Moving Average Filter Response



Frequency Analysis

```
Timing Summary:

Speed Grade: -5

Minimum period: 2.289ns (Maximum Frequency: 436.862MHz)
Minimum input arrival time before clock: 1.731ns
Maximum output required time after clock: 24.017ns
Maximum combinational path delay: No path found

Timing Detail:

All values displayed in nanoseconds (ns)

Timing constraint: Default period analysis for Clock 'clk'
Clock period: 2.289ns (frequency: 436.862MHz)
Total number of paths / destination ports: 175 / 169

Delay: 2.289ns (Levels of Logic = 1)
Source: u1/count_0 (FF)
Destination: u1/count_0 (FF)
Source Clock: clk rising
Destination Clock: clk rising


Data Path: u1/count_0 to u1/count_0
Gate Net
```

As we can see in the timing report above, the calculation delay of the critical path is **2.289ns**, so the calculation frequency is **436.862MHz**.

Considering we use shift registers which takes a few clocks, the total time from the input to output is **24.017ns**, so the final calculation frequency is **41.637MHz**.

The calculation frequency is higher than the clock frequency (10MHz), so it fulfill the timing constraint.

Design Modification



We change the bit of input of CSA above from 11 bits to 15 bits.