Assignment 1

Pulak Deb Roy 23241078 Sec - 10

Ow-1:

In RISC-V, we have 8 arguments which are passed through ×10 to ×17. If a function requires more than 8 arguments, the additional arguments are passed on the stack.

The first 8 arguments are stoned in negisters. The nemaining arguments stoned in stack at stack offsets from the stack pointer. Stacks are used due to limited no. of negisters, memory managements and many mone.

aus-2: 20 mars 30 - 50 1 1 1 1 1 1 1 1 1 1

Here are the key aspects we can understand by examining the opcode field:

- 1) Type of openations
- 2) Instruction format
- 3 Instruction class
- @ Openand Regainements
- Control signals.

Qus -3: The machine will understand the site of the data being loaded into negister x9 based non the funct 3" field in whe RISC-V sinthuction. board son thomoupers The first 8 arguments are stoned in negisters. megister in - 200 of the next instruction to be executed. Importance of a PC: O sequential execution: The PC ensures that ind instructions are executed in order by pointing to the next instruction sin memony. 2 Control flow management: The PC allows for jumps branches and function calls by updating its value to point to a different memory address. enabling non-sequential execution of instruction. Drogram tracking: The PC helps I'm tracking the cunnent position in the program, which is essential for debugging.

9us -5:

In RISC-V. boranch instruction offsets are specified in terms of 2byte (16-bit) Increments.
This means that the each unit in immediate value nepresents 2bytes. Since RISC-V instructions are 4 byte (32-bit) long and aligned to 4byte boundaries, this approach saves bits in the instruction encoding.

In the given machine code, the last 7 bits one "1100011" which indicate an SB-type instruction.

Now, extracting the immediate values, we get "0110 1101 0111" which if convented into binary we get 1751. Since the offset is specified in 2 byte unit, the actual offset will be = 1751 x 2 = 3502.

that allows the processor to we fewer bits. While still addressing all possible tanget instruction.

register XI, without aring a new network

Qus-6:

The "BEQ XO, XO, Label" instruction is called an unconditional jump because "xo" is always zero. Therefore, the condition "x0=x0" is always true, causing the branch to "Label" to always be taken.

Although we one transferring control, in both cases still we used different instruction for it because —

* Jal = "Jal" known as jump and link used by the caller "Main()" to jump to the calle "addition()" and save the netwon address pribe in a register x1.

Jalr = Jalr (Jump and link negister) used by the callee "addition()" (to netwon to the callor "Main()" using the address in a negister x1, without aving a new netwon address.

```
Ow-8(a):
           . resident por son - I was not
If:
  1d x5, 24(x20)
  1d x6, 48(x20)
  beg x5, x6, else
                INIAN & bN E 20
        DOO HEDDOOMS & MITHER & IS
 If 2:
   1d x5, 24(x20)
  bne xs, xo, else2 minorities solle ?
  addi x5, x5, 2
  sd x5, 29(x20)
  beg x0, x0, exit 00101 000 120
               allos - ax . C.
 else 2:
   1d x6, 48(x20) 000000 - 212 - 110001
   Soli x6, x6, 4
   3d x6.48(x20)
   beg xo, xo, exit
 else!
   ld x6, 48(x20)
   SIII x6, x6, 3
   Sd x6, 48(x20)
 exit:
```

```
Ous-8(b):
For an I-type instruction.
                     19 x2 14(x20)
    ld x5, 24(x20)
                      1d x6 (18(770)
Hone,
      x20 → rs1 = 10100 = 3x 2x pod
     x5 → nd > 00101
     24 > imm > 000000011000
                       19 X2 24(X10)
fon S-type instruction; I sold . Dx . 2x 9000
    sd x6, 48(x20) 2, 2x 2x ibbo
                    29 X5, 29(X:20)
     ps1 = x20 = 10100 +ix9 .0x .0x pod
Hene,
    452 = x6 = 00110
    imm = 48 = 00 00 00 11 00 00 = 84 = mmi
                         Svil x6, x6, 41
                    3d x6. 48(x16)
                     beg xo, xo, exit
                       10 x6. 48(x20)
                        5111 x6, x6, 3
                       50 XG 48(X20)
                                    . 612
```