

Performance Issues:

⇒ Longest delay determines clock period.

↳ We execute one instruction per clock cycle.

⇒ Typically Load instruction takes the longest time to execute

$$\text{Sub} = 8 \text{ ps}$$

$$\text{Mul} = 10 \text{ ps}$$

$$\text{lw} = 15 \text{ ps}$$

$$\text{sw} = 13 \text{ ps}$$

$$\text{Clock period} = 15 \text{ ps}$$

$$\therefore \text{Total time to execute this sequence} \\ = 15 + 15 + 15 + 15 = 60 \text{ ps}$$

vs

$$\therefore \text{Actual time to execute this sequence} \\ = 8 + 10 + 15 + 13 = 46 \text{ ps}$$

$$\text{Time Wastage} = (60 - 46) \text{ ps} = 14 \text{ ps}$$


to overcome this wastage we move on to

pipelining.

(parallel execution of instruction)

Pipelining Analogy

- Pipelined laundry: overlapping execution
 - Parallelism improves performance



instruction: laundry

1. Wash
2. Dry
3. Fold
4. Store

you can
[at a time, only
Dry/Wash/Fold/Store
1 cloth]

RISC-V Pipeline


- Five stages, one step per stage
 1. IF: Instruction fetch from memory
 2. ID: Instruction decode & register read
 3. EX: Execute operation or calculate address
 4. MEM: Access memory operand
 5. WB: Write result back to register

Pipeline Performance

- Assume time for stages is
 - 100ps for register read or write
 - 200ps for other stages
- Compare pipelined datapath with single-cycle datapath


| Instr | Instr fetch | Register read | ALU op | Memory access | Register write | Total time |
|----------|-------------|---------------|--------|---------------|----------------|------------|
| ld | 200ps | 100 ps | 200ps | 200ps | 100 ps | 800ps |
| sd | 200ps | 100 ps | 200ps | 200ps | | 700ps |
| R-format | 200ps | 100 ps | 200ps | | 100 ps | 600ps |
| beq | 200ps | 100 ps | 200ps | | | 500ps |

Pipeline Performance



Pipelined Datapath

RISC-V Pipelined Datapath



Data Hazard

Add x_{21}, x_{22}, x_{23} ✓
 Sub x_{24}, x_{21}, x_{20} ✓

| | cc1 | cc2 | cc3 | cc4 | cc5 | cc6 |
|-------|-----|-----|------------------|-----|-----|-----|
| Add ✓ | IF | ID | EX | MEM | WB | |
| Sub ✓ | | IF | ID | EX | MEM | WB |
| | | | ↓ | | | |
| | | | x_{21}, x_{20} | | | |

Structural Hazard

| | ✓ | ✓ | ✓ | ✓ | ✓ | | | | | | |
|---|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|---|
| | cc1 | cc2 | cc3 | cc4 | cc5 | cc6 | cc7 | cc8 | cc9 | cc10 | |
| ① | IF | ID | EX | MEM | WB | | | | | | |
| ② | | IF | ID | EX | MEM | WB | | | | | |
| ③ | | | IF | ID | EX | MEM | WB | | | | |
| ④ | | | | IF | ID | EX | MEM | WB | | | |
| ⑤ | | | | ⌈ | IF | ID | EX | MEM | WB | | ✓ |
| ⑥ | | | | | IF | ID | EX | MEM | WB | | |