

```
1 `timescale 1ns / 1ps
2 module tb_AutoPlay();
3     reg CLK=1;
4     reg BTN = 0;
5     reg BTN_s = 1;
6     wire PWM;
7     AutoPlay AutoPlay_0(CLK, BTN, BTN_s, PWM);
8     always begin
9         #4 CLK= ~CLK;
10    end
11    initial begin
12        #1000 BTN = 0;
13        #1000 BTN = 1;
14    end
15 endmodule
```