

```
1 `timescale 1ns / 1ps
2 module scanl(f, a, b, c);
3     output f;
4     input a, b, c;
5     reg f;
6     always @(a or b or c)
7         if(a==1) begin
8             f = b;
9             // f = b & c;
10        end
11        else begin
12            f = c;
13        end
14 endmodule
15
```