

SRM Institute of Science and Technology College of Engineering and Technology School of Computing

SRM Nagar, Kattankulathur – 603203, Chengalpattu District, Tamilnadu

Academic Year: 2023-24 (EVEN)

B.Tech-Computer Science & Engineering SET - B

Test: CLA-T2
Course Code & Title: 18CSE419T & GPU Programming

Date: 28.03.2024 Duration: 2 periods

Year & Sem: III Year /VI Sem Max. Marks: 50

Course articulation matrix:

	PO	PSO	PSO	PSO											
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3
CO-1	3														3
CO-2		3	2												3
CO-3		3	3												3
CO-4		3	3												3
CO-5			3	1									2		3

Part – A(1*10=10 Marks) Answer All the Questions							
Q. N	Questions	Mark s	B L	СО	P O	PI Cod e	
1	NVDIA GTX680 GPU has a) 12,384 threads b) 16,384 threads c) 4096 threads d) 32,384 threads Ans:B	1	3	CO 3	2 & 3	4.2.1	
2	In CUDA Programming blockDim.x represents a) Number of threads per block b) Number of blocks in a kernel c) Number of blocks in a grid d) Number of blocks in a warp Ans:A	1	3	CO 3	2 & 3	4.2.1	
3	What is the CUDA function call required to copy an array h_A from the CPU memory to the GPU memory as d_A? a) cudaMemcpy(h_A,d_A,size,cudaMemcpyHost to Device); b) cudaMemcpy(d_A,h_A,size,cudaMemcpyHost to Device); c) cudaMemcpy(h_A,d_A,size,cudaMemcpyDevice to Host); d) cudaMemcpy(d_A,h_A,size, cudaMemcpyDevice to Host); Ans:B	1	3	CO 3	2 & 3	4.2.1	
4	Each warp of GPU receives a single instruction and "broadcasts" it to all of its threads is a operation. a) SIMD b) SIMT c) SISD d) SIST Ans:B	1	3	CO 3	2 & 3	4.2.1	
5	NVDIA Fermi is a CUDA core device a) 512 b) 128 c) 256 d) 64 Ans:A	1	3	CO 3	2 & 3	4.2.1	

Register number


	ter number					
6	The smallest CUDA thread block dimension is					
	a) 8				2	
	b) 16	1	3	CO	&	4.2.1
	c) 32	1)	3	3	4.2.1
	d) 64				3	
	Ans:C					
7	Which of the following memory locations is common for all the SMs					
	in a typical CUDA GPU?					
	a) Thread-local memory				2	
	b) L1 cache	1	3	CO	&	4.2.1
	c) L2 cache			3	3	
	d) Shared memory)	
	Ans:C					
8	What is the term used for the combination of CPU and GPU in a					
0						
	hybrid computing system?				2	
	a) Homogenous computing		_	CO	2	421
	b) Many-core architecture	1	3	3	&	4.2.1
	c) Hardware accelerator				3	
	d) Heterogenous computing					
	Ans:D					
9	The scope of a constant memory is					
	a) Thread				2	
	b) Block	1	3	CO	& &	4.2.1
	c) Warp	1)	3	3	4.2.1
	d) Grid				3	
	Ans:D					
10	If each CUDA block can hold a maximum of 512 threads then how					
	many CUDA blocks would be created to process 4000 vector elements					
	a) 7			~~	2	
	b) 8	1	3	CO	&	4.2.1
	c) 10			3	3	
	d) 16				3	
	Ans:B					
	Part – B (4*4=16 marks)	<u> </u>	<u> </u>	<u> </u>	<u> </u>	I
	Answer any four Questions					
Q.	Question	Mark	В	CO	P	PI
N N		S	L		0	Cod
0		3				e
11	Sketch threads, blocks and grids in CUDA programming model and					
11	mention the functions to retrieve the values of it.					
	mention the functions to retrieve the values of it.					
	Grid Block					
	DIOVA					
	v l					
					つ	
		1	า	CO	2 &	421
		4	2	CO 2	&	4.2.1
	Threads are organized in a hierarchy of two levels, as shown in Figure 6.3. At	4	2			4.2.1
	Threads are organized in a hierarchy of two levels, as shown in Figure 6.3. At the lower level, threads are organized in blocks that can be of one, two or	4	2		&	4.2.1
	the lower level, threads are organized in blocks that can be of one, two or	4	2		&	4.2.1
	the lower level, threads are organized in blocks that can be of one, two or three dimensions. Blocks are then organized in grids of one, two, or three	4	2		&	4.2.1
	the lower level, threads are organized in blocks that can be of one, two or three dimensions. Blocks are then organized in grids of one, two, or three dimensions. The sizes of the blocks and grids are limited by the capabilities of	4	2		&	4.2.1
	the lower level, threads are organized in blocks that can be of one, two or three dimensions. Blocks are then organized in grids of one, two, or three	4	2		&	4.2.1
	the lower level, threads are organized in blocks that can be of one, two or three dimensions. Blocks are then organized in grids of one, two, or three dimensions. The sizes of the blocks and grids are limited by the capabilities of the target device.	4	2		&	4.2.1
	the lower level, threads are organized in blocks that can be of one, two or three dimensions. Blocks are then organized in grids of one, two, or three dimensions. The sizes of the blocks and grids are limited by the capabilities of the target device. Each of the CUDA threads is aware of its position in the grid/block hierarchy	4	2		&	4.2.1
	the lower level, threads are organized in blocks that can be of one, two or three dimensions. Blocks are then organized in grids of one, two, or three dimensions. The sizes of the blocks and grids are limited by the capabilities of the target device.	4	2		&	4.2.1


Register number • blockDim: Contains the size of each block, e.g., (Bx, By, Bz). • gridDim: Contains the size of the grid, in blocks, e.g., (Gx, Gy, Gz). • threadIdx: The (x, y, z) position of the thread within a block, with $x \in [0, Bx - 1], y \in [0, By - 1], and z \in [0, Bz - 1].$ • blockIdx: The (bx, by, bz) position of a thread's block within the grid, with $bx \in [0,Gx-1], by \in [0,Gy-1], and bz \in [0,Gz-1].$ Sketch the CUDA functions as a 3D array of blocks and state the CO functions involved. 2 2 3 4.2.1 4 & & CO 3 13 What is pinned memory in GPU?. State the functions of it. The term page-locked or pinned memory refers to host memory that cannot be swapped out as part of the regular virtual memory operations employed by most contemporary operating systems. Pinned memory is used to hold critical code and data that cannot be moved out of the main memory, such as the OS It is also needed for performing Direct Memory Access (DMA) transfers across the PCIe bus. When one uses regular memory for holding the host data, upon a request to transfer the data to the device, the Nvidia driver allocates paged-locked memory, copies the data to it, and, upon the completion of the transfer, frees up the pinned memory. 2 CO This buffering overhead can be eliminated by using pinned 3 & 4.2.1 4 memory for all data that are to be moved between the host and 3 the device. Pinned memory can be allocated with: • malloc(), followed by a call to mlock(). Deallocation is done in the reverse order, i.e., calling munlock(), then • Or by calling the **cudaMallocHost()** function. Memory allocated in this fashion has to be deallocated with a call to cudaFreeHost(). Otherwise, the program may behave in an unpredictable manner: cudaError t cudaMallocHost(void ** ptr, // Addr . of pointer to pinned // memory (IN/OUT) size t size); // Size in bytes of request (IN) cudaError t cudaFreeHost (v o i d * ptr); 14 Discuss about CUDA's variable type qualifiers. **Table 5.1** CUDA Variable Type Qualifiers Variable Declaration Memory Lifetime Scope CO 3 4 & 4.2.1 Automatic variables other than arrays Register Automatic array variables Local Thread Kernel __device__ __shared__ int SharedVar; Shared Block Kernel __device__ int GlobalVar; Global Grid Application _device__ __constant__ int ConstVar; Constant Grid **Application** Write short notes on Global memory of GPU. GPU global memory is global because it's writable from both 2 CO 3 the GPU and the CPU. 4.2.1 4 & It can actually be accessed from any device on the PCI-E bus. GPU cards can transfer data to and from one another, directly,


without needing the CPU.

- The memory from the GPU is accessible to the CPU host processor in one of three ways:
 - Explicitly with a blocking transfer.
 - Explicitly with a nonblocking transfer.
 - Implicitly using zero memory copy.
- The memory on the GPU device sits on the other side of the PCI-E bus.
- This is a bidirectional bus that, in theory, supports transfers of up to 8 GB/s (PCI-E 2.0) in each direction.
- In practice, the PCI-E bandwidth is typically 4–5 GB/s in each direction.
- The usual model of execution involves the CPU transferring a block of data to the GPU, the GPU kernel processing it, and then the CPU initiating a transfer of the data back to the host memory.
- A slightly more advanced model of this is where we use streams (covered later) to overlap transfers and kernels to ensure the GPU is always kept busy, as shown in Figure 6.16.
- Figure 6.16, the memory accesses are pipelined.
- By creating a ratio of typically 10:1 of threads to number of memory accesses, you can hide memory latency, but only if you access global memory in a pattern that is coalesced.

Part – C (2*12=24 marks) Answer any two Questions







Register number _____