


Global domain -  
Controller and power supply side

High Frequency Isolated domain -  
Pulser side



Requirements for digital isolator:  
min pulse (unshortened) is 100 ns, max pulse 250ns  
Specifications might be exceeded without causing extra damage

power consumption of the whole board <10 mA  
1 global to isolated high speed (PULSE)  
1 global to isolated low speed (STDN)  
Optional: 1 high-speed isolated to global (PULSEOUT)

**ETH**  
Eidgenössische Technische Hochschule Zürich  
Swiss Federal Institute of Technology Zurich

Laboratory: IIS

Date: 18/07/2025 15:45:51

Rev: 1.0

Variation: [No Variations]

File: ld\_monitoring\_decoupling.SchDoc

Project: HELIOS-R


LD Monitoring and Decoupling

Drawn By: villanif


Checked By: \*

Sheet: 2 / 6

Top Layer (Scale 8:1)




Bottom Layer (Scale 8:1)




<div><div><div>ETH</div><div>Eidgenössische Technische Hochschule Zürich</div><div>Swiss Federal Institute of Technology Zurich</div></div><div>Laboratory: IIS</div><div>Date: 18/07/2025 15:45</div><div>Rev: 1.0</div><div>Variation[No Variations]</div><div>File:PULSER_LAY.PCBDwf</div></div>	Project: HELIOS-R	
	LD Pulser Driver - Layout	
	Drawn By:villanif	Checked By:*
		Sheet: 1 / 2

Layer 1 (GND) (Scale 8:1)




Layer 2 (PWR) (Scale 8:1)



<div><div>ETH</div><div>Eidgenössische Technische Hochschule Zürich</div><div>Swiss Federal Institute of Technology Zurich</div></div>	Project: HELIOS-R	
	LD Pulser Driver - Layout	
	Laboratory: IIS	Drawn By: villanif
Date: 18/07/2025 15:45	Rev: 1.0	Checked By: *
Variation[No Variations]	File: PULSER_LAY.PCBDwf	
		Sheet: 2 / 2


View from Top side (Scale 8:1)



## Notes:

- Number on assembly view = line # of component
- Pin 1 is indicated by the black dot for each component
- Smallest components: 0201

Realistic View



## Bill Of Materials

Line #	Designator	Quantity	Description	Manufacturer Part Number 1
1	C1, C2, C9, C10	4	CAP CER 0.1UF 35V X5R 0201	GRM033R6YA104ME14D
2	C3, C8, C14, C15	4	CAP CER 4.7UF 50V X6S 0805	GRM21BC81H475KE11K
3	C4, C5, C6, C7, C13	5	CAP LOW L CER 1UF 6.3V X7T 0204	LLL152D70J105ME01D
4	C11, C12	2	CAP CER 20PF 50V C0G/NP0 0402	GCM1555C1H200FA16D
5	FB1, FB2, FB3, FB4	4	FERRITE BEAD 1K OHM 0603 1LN	BLM18SP102SH1D
6	R1, R2	2	RES SMD 4.99KOHM 0.1% 1/16W 0402	ERA-2AEB4991X
7	R3	1	RES SMD 10KOHM 0.1% 63mW 0402	ERA-2AEB103X
8	R4, R5	2	RES SMD 0OHM 0.1% 1/20W 0201	ERJ-1GN0R00C
9	R6	1	RES 0.033 OHM 1% 1/4W 0603	
10	R7, R8	2	RES SMD 0OHM 1/10W 0402	ERJ-S020R00X
11	R9, R10	2	RES SMD 4.99 kOHM 1% 1/20W 0201	ERJ-1GNF4991C
12	R11	1	RES SMD 24 OHM 1% 1/20W 0201	ERJ-1GNF24R0C
13	U1	1	IC Inamp high-side current monitor	INA139NA/3K
14	U2	1	IC Digital Isolator, 2CH	MAX22291CASA/V+
15	U3	1	IC Single 2-Input Positive-AND Gate, YZP0005ADAD, LARGE T&R	SN74LVC1G08YZPR

**ETH**Eidgenössische Technische Hochschule Zürich  
Swiss Federal Institute of Technology Zurich

Laboratory: IIS

Date: 18/07/2025 15:46

Rev: 1.0

Variation[No Variations]

File: PULSER\_ASM.PCBDwf

Project: HELIOS-R

LD Pulser - Assembly Sheet


Drawn By: villanif

Checked By: \*

Sheet: 1 / 1

Realistic View

PGND  
V\_LASER\_G  
PGND  
3V3\_PG  
OP\_OUT\_G  
PULSE\_OUT\_G  
PULSE\_IN\_G  
AGND\_G  
V5V\_G  
STDN\_G  
TEMP\_G




Global domain

High-frequency isolated domain

PGND  
V\_LASER  
PGND  
3V3\_P  
OP\_OUT  
PULSE\_OUT  
PULSE\_IN  
AGND  
V5V  
STDN  
TEMP

Realistic View



<div><div><div>ETH</div><div>Eidgenössische Technische Hochschule Zürich</div><div>Swiss Federal Institute of Technology Zurich</div></div><div>Laboratory: IIS</div><div>Date: 18/07/2025 15:46</div><div>Rev: 1.0</div><div>Variation[No Variations]</div><div>File:PULSER_CON.PCBDwf</div></div>	Project: HELIOS-R	
	LD Pulser Driver - Connectors	
	Drawn By:villanif	Checked By:*


1

Layer Stack Legend


Material	Layer	Thickness	Type	Gerber	Weight
	Top Overlay		Legend	GTO	
Surface Material	Top Solder	0.013mm	Solder Mask	GTS	
Nickel, Gold	Top Surface Finish	0.004mm	Surface Finish		
Copper	Top Layer	0.035mm	Signal	GTL	1oz
Prepreg		0.210mm	Dielectric		
Copper	Layer 1 (GND)	0.015mm	Signal	G1	0.5oz
Core		0.400mm	Dielectric		
Copper	Layer 2 (PWR)	0.015mm	Signal	G2	0.5oz
Prepreg		0.210mm	Dielectric		
Copper	Bottom Layer	0.035mm	Signal	GBL	1oz
Nickel, Gold	Bottom Surface Finish	0.004mm	Surface Finish		
Surface Material	Bottom Solder	0.013mm	Solder Mask	GBS	
	Bottom Overlay		Legend	GBO	

Total thickness: 0.955mm

Realistic View



Realistic View



1

2

3

4

**ETH**  
Eidgenössische Technische Hochschule Zürich  
Swiss Federal Institute of Technology Zurich


Laboratory: IIS  
Date: 18/07/2025 15:46  
Rev: 1.0  
Variation[No Variations]

File:PULSER\_MAN.PCBDwf

Project: HELIOS-R  
LD Pulser Driver - Manufacturing

Drawn By:villanif  
Checked By:

Drill Drawing View (Scale 8:1)



Drill Table - top to bottom

Symbol	Count	Hole Size	Plated	Drill Layer Pair	Via / Pad
▽	54	0.20mm	Plated	Top Layer - Bottom Layer	Via
□	22	0.60mm	Plated	Top Layer - Bottom Layer	Pad
76 Total					