




DO NOT MOUNT
(only footprint is used)



1V8 LDO




DO NOT MOUNT
(only footprint is used)



1.2V powers AFE digital domain
and should start-up earlier than 1.8V AVDD
(at least 50 ms of delay)

Enable High voltage is
in range
0.70 - 0.75 V



ETH

Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Project:

TinyProbe Power Fix PCB

Drawing number: *

Rev: v1.0.0

Format:

Laboratory: Integrated Systems Laboratory

Sheet: main.SchDoc

Date: 16/05/2025 12:04:40


A4 Q

Drawn by: Sergei Vostrikov

Page 1 of 1


File: C:\Users\sergei\Documents\repos\tinyprobe_main\acquisition_board\hw\tinyprobe_power_fix_board\main.SchDoc

View from Top side (Scale 12:1)



Realistic View

View from Bottom side (Scale 5:1)



Bill Of Materials

Line #	Designator	Quantity	Description	Comment
1	C2, C4	2	Chip Multilayer Ceramic Capacitors for General Purpose, 0603, 10uF, X5R, 15%, 20%, 6.3V	10uF
2	C6	1	CAP CER 0.1UF 10V X5R 0402 C0402C104K8PACTU	100 nF
3	R1	1	RC0402FR-071M5L	1.5 MOhm
4	R3	1	ERJ-2RKF1202X	12k
5	R4, R5	2	ERA-2AEB273X	27k
6	U1	1	LDO Regulator, 0.5 A, High Accuracy (0.7%), Adjustable, Low Noise, High PSRR with Power Good	NCP189CMTW120TAG

Notes:

- Number on assembly view = line # of component (see bom in page 2)
- Pin 1 is indicated by the black dot for each component
- Smallest components: 0201

ETH Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich	Project: =ProjectTitle tinypower fix
	Drawn By: Sergei Vostrikov Checked By:
Laboratory: IIS Date: 16/05/2025 12:04 Rev: 1.0 Variation: fabrication	File: PULSER_ASM.PCBDwf