



PMIC

^Δ VSYS turns on when:
 - CHGIN applied, or
 - BAT disconnected and then reconnected, or
 - Short press button S1 (with valid BAT)


 VSYS turns off when:
 - factory ship mode (BAT to VSYS switch open), or
 - factory ship mode requested through I2C command




Main 1.8V supply




Main 1.8V supply





Power measurement shunts



Power gating power different power domains



ETH Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich		Project: SENSEI Base Board - Power	
Drawing number: 1	Rev: v1.0	Format: A3	Laboratory: Integrated Systems Laboratory
Date: 23.09.2024 16:16:22		Drawn by: Sebastian Frey	Sheet: 00_POWER.SchDoc
File: H:\Documents\SENSEI\Hardware\sensei-sensor-shield\Hardware\UT_baseBoard\Hardware\01_Mainboard\00_POWER.SchDoc		Page 1 of 12	



A

B

C


D




A











B

C

D








GAP9 PDM microphone

⚠ Not power gated.
Sleep mode current: 0.8 uA typ.



⚠ Weak pulldown to avoid accidental wakepu of the MIC in case GAP9 is in sleep mode and doesn't actively drive this GPIO.

⚠ Tied to GND to select DATA 1 (right)



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Project:

SENSEI Base Board - GAP MIC

Drawing number: 6

Rev: v1.0

Format:

Laboratory: Integrated Systems Laboratory

Sheet: 05_GAP_MIC.SchDoc




Date: 23.09.2024 16:16:23




A3


Drawn by: Sebastian Frey

Page 6 of 12


File: H:\Documents\SENSEI\Hardware\sensei-sensor-shield\Hardware\UT_baseBoard\Hardware\01_Mainboard\05_GAP_MIC.SchDoc









40-pin board-to-board connector




Extra connector




Micro USB connector



Battery connector



50-pin board-to-board connector



ETH

Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Project:

SENSEI Base Board - Connectors

Drawing number: 11

Rev: v1.0

Format: Laboratory: Integrated Systems Laboratory

Sheet: 10_CONNECTOR.SchDoc

Date: 23.09.2024 16:16:23

A3 Drawn by: Sebastian Frey

Page 11 of 12

File: H:\Documents\SENSEI\Hardware\sensei-sensor-shield\Hardware\UT_baseBoard\Hardware\01_Mainboard\10_CONNECTOR.SchDoc

