




Pre-Amplifier




VGA




VGA Gain Control




Output Mux




Envelope Detector




Envelope Detector Demux



Power Down/ Mode Controls



Additional Decoupling Capacitors



Extra measurement points



ETH

Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Drawing number: *

Date: 20/02/2025 15:44:25

File: C:\Users\serge\Documents\repos\wulpus_pro\hw\wulpus_pro_acq_pcb_dev_board\rx_path.SchDoc

Rev: 1.0.0

Project:

WULPUS PRO

Format:

Laboratory: Integrated Systems Laboratory


A3

Drawn by: Sergei Vostrikov

Sheet: rx_path.SchDoc

Page 2 of 8

Input Matching




PULSE_EN_N drives EN pin through a transistor. It should be pulled to ground by default (enable state of the pulser)

PULSE_IN delivers square pulses 0-3.3V with the maximum frequency up to 10 MHz. It should be driven low if the PULSE_IN output is in high-Z state.

The transistor isolates MCU from the +HV supply, since EN_X pins are pulled up to VCC (HV) with 200k internally.

Pulser IXDD604D2TR has a max source resistance of 2.5 Ohm with typical rise time of 9 ns and fall time of 8 ns. Maximum source current is 9 A. Power supply current <1 uA from VCC.


Optional Filter




The second pulser channel (optional)

To connect the channel B, shorten pulser outputs PULSER_OUT_B and PULSER_OUT_A. Moreover, remove resistor that pulls PULSER_IN_B to ground and connect this line to PULSER_IN_A. Connect PULSER_EN_A to PULSER_EN_B

When using a single pulser channel A, disconnect all three signals (IN, EN and OUT) between channels A and B. Moreover, pull PULSER_IN_B to ground for the lowest power consumption.



Decoupling Capacitors



ETH

Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Project:

WULPUS PRO

Drawing number: *

Rev: 1.0.0

Format: Laboratory: Integrated Systems Laboratory


Sheet: tx_path.SchDoc

Date: 20/02/2025 15:44:25

A4 Q Drawn by: Sergei Vostrikov

Page 3 of 8

File: C:\Users\sergei\Documents\repos\wulpus_pro\hw\wulpus_pro_acq_pcb_dev_board\tx_path.SchDoc



ETH

Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Project:

WULPUS PRO

Drawing number: *

Rev: 1.0.0

Format: Laboratory: Integrated Systems Laboratory

Sheet: rx_path_lp_filter.SchDoc

Date: 20/02/2025 15:44:26


A4 Q Drawn by: Sergei Vostrikov

Page 4 of 8


File: C:\Users\sergei\Documents\repos\wulpus_pro\hw\wulpus_pro_acq_pcb_dev_board\rx_path_lp_filter.SchDoc

High-Voltage Multiplexer


HV excitation - B, Transducer - A




Transducer Connectors




Off-board Connectors




Power Gating+ 5V




Indirect Bias




Direct Bias



T/R Switch



AC coupling



ETH

Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Project:

WULPUS PRO

Drawing number:

Rev: 1.0.0

Format:

Laboratory: Integrated Systems Laboratory

Sheet: hv_mux_tr_sw.SchDoc


Date: 20/02/2025 15:44:26

A3



Drawn by: Sergei Vostrikov

Page 5 of 8

File: C:\Users\serge\Documents\repos\wulpus_pro\hw\wulpus_pro_acq_pcb_dev_board\hv_mux_tr_sw.SchDoc




High-Voltage Power Supply




0.1 MHz - 10 MHz Power Filter (>50 dB attenuation). Simulation without effective capacitance.


PI filters




Input Filter for MCU voltage




Power Switch



Power Tree (No Load Switches)



Input Filter for RX path



ETH

Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Project:

WULPUS PRO

Drawing number:

Rev: 1.0.0

Format:

Laboratory: Integrated Systems Laboratory

Sheet: power.SchDoc


Date: 20/02/2025 15:44:26

A3


Drawn by: Sergei Vostrikov

Page 7 of 8


File: C:\Users\serge\Documents\repos\wulpus_pro\hw\wulpus_pro_acq_pcb_dev_board\power.SchDoc




Direct Connection




BSL Signals




Host Connector



Level Shifters



Direct Power Connection



ETH

Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Project:

WULPUS PRO

Drawing number: *

Rev: 1.0.0

Format: Laboratory: Integrated Systems Laboratory

Sheet: host_connector.SchDoc

Date: 20/02/2025 15:44:26

A4 Q Drawn by: Sergei Vostrikov

Page 8 of 8

File: C:\Users\serge\Documents\repos\wulpus_pro\hw\wulpus_pro_acq_pcb_dev_board\host_connector.SchDoc