{"payload":{"header_redesign_enabled":false,"results":[{"id":"120299310","archived":false,"color":"#DAE1C2","followers":5,"has_funding_file":false,"hl_name":"pulp-platform/axi2per","hl_trunc_description":"AXI to Peripheral Interconnect","language":"SystemVerilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":120299310,"name":"axi2per","owner_id":14332106,"owner_login":"pulp-platform","updated_at":"2024-02-29T16:16:08.828Z","has_issues":true}},"sponsorable":false,"topics":["asic","fpga","axi","systemverilog-hdl"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":58,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Apulp-platform%252Faxi2per%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/pulp-platform/axi2per/star":{"post":"l9w2X2pIwfK2Cq8HS1huijRJJpX_eq8GKCMQwCBnWO2DyvsxrdZ3zCONr1vVE3_ttSQSHR7agguIkzc3kknhZA"},"/pulp-platform/axi2per/unstar":{"post":"Fp1wvItohJ-InbwO56GwhGfcfTCjz0TSfEi2-Evg0bSk_fx_pWCRY_9AAaxv4KD50BCItLRX6SoODx-vjxHtRg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"H2uf6WW14AcTt_MmR4209STbK7abvxUh3iiERhakFs93KH_fjhiEXtcF9Oi5xe0Ah0_rRSfCGdXLbb6GwFlcIA"}}},"title":"Repository search results"}