{"payload":{"header_redesign_enabled":false,"results":[{"id":"119978080","archived":false,"color":"#DAE1C2","followers":17,"has_funding_file":false,"hl_name":"pulp-platform/hwpe-stream","hl_trunc_description":"IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system","language":"SystemVerilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":119978080,"name":"hwpe-stream","owner_id":14332106,"owner_login":"pulp-platform","updated_at":"2024-07-03T09:25:33.133Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":58,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Apulp-platform%252Fhwpe-stream%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/pulp-platform/hwpe-stream/star":{"post":"UwI4qCrTRwXgZWUhM7wNBbc78LFGpl7zZVO9mJRdjEh0UMeso57qAaN35qf5OrIA6vBtmVVMl05mbn0B4pshPQ"},"/pulp-platform/hwpe-stream/unstar":{"post":"ZqaN9cSmKGr0AUCKIuzVAhEXooe4gZsp5hS75g4XW0_k_hJHhon9t2oTEcGqQMZ2GXU5uy8oVnJPsUbLYWu03g"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"rFb8rVAiyRLRIkSv4k-OCERMD_s3xk7HO9SaM36zRoRzmDrvE0eENcWkF4ym-R1h1sh4KGWDs6IR2Vp5LYgblw"}}},"title":"Repository search results"}