No description, website, or topics provided.
Clone or download
Latest commit 7419ef4 Sep 28, 2018
Permalink
Failed to load latest commit information.
ci added trigger for pulpino Jun 12, 2017
doc added document to repository Sep 28, 2018
include Removed non-ASCII characters Jan 29, 2018
.gitignore Fix some issues and cleanup Dec 29, 2016
.gitlab-ci.yml added trigger for pulpino Jun 12, 2017
LICENSE Removed non-ASCII characters Jan 29, 2018
README.md update README Sep 28, 2018
src_files.yml added support for gf22 Sep 6, 2017
zeroriscy_alu.sv Removed non-ASCII characters Jan 29, 2018
zeroriscy_compressed_decoder.sv Removed non-ASCII characters Jan 29, 2018
zeroriscy_controller.sv FIXED: Feb 16, 2018
zeroriscy_core.sv Removed non-ASCII characters Jan 29, 2018
zeroriscy_cs_registers.sv Removed non-ASCII characters Jan 29, 2018
zeroriscy_debug_unit.sv Removed non-ASCII characters Jan 29, 2018
zeroriscy_decoder.sv Removed non-ASCII characters Jan 29, 2018
zeroriscy_ex_block.sv Removed non-ASCII characters Jan 29, 2018
zeroriscy_fetch_fifo.sv Removed non-ASCII characters Jan 29, 2018
zeroriscy_id_stage.sv Removed non-ASCII characters Jan 29, 2018
zeroriscy_if_stage.sv Removed non-ASCII characters Jan 29, 2018
zeroriscy_int_controller.sv Removed non-ASCII characters Jan 29, 2018
zeroriscy_load_store_unit.sv Removed non-ASCII characters Jan 29, 2018
zeroriscy_multdiv_fast.sv Removed non-ASCII characters Jan 29, 2018
zeroriscy_multdiv_slow.sv Removed non-ASCII characters Jan 29, 2018
zeroriscy_prefetch_buffer.sv Removed non-ASCII characters Jan 29, 2018
zeroriscy_register_file.sv Removed non-ASCII characters Jan 29, 2018
zeroriscy_register_file_ff.sv Removed non-ASCII characters Jan 29, 2018
zeroriscy_tracer.sv Removed non-ASCII characters Jan 29, 2018

README.md

zero-riscy: RISC-V Core

zero-riscy* is a small 2-stage RISC-V core derived from RI5CY.

zero-riscy fully implements the RV32IMC instruction set and a minimal set of RISCV privileged specifications. zero-riscy can be configured to be very small by disabling the RV32M extensions and by activating the RV32E extensios. This configuration is called micro-riscy

The core was developed as part of the PULP platform for energy-efficient computing and is currently used as the control core for PULP and PULPino.

Documentation

A datasheet that explains the most important features of the core can be found in the doc folder.