# Chapter # 3: Multi-Level Combinational Logic

Contemporary Logic Design

Randy H. Katz University of California, Berkeley

**June 1993** 

■ n R.H. Katz Transparency No. 3-1

### Chapter Overview

Contemporary Logic Design *Multi-Level Logic* 

• Multi-Level Logic

Conversion to NAND-NAND and NOR-NOR Networks

**DeMorgan's Law and Pushing Bubbles** 

**AND-OR-Invert Building Blocks** 

**CAD Tools for Multi-Level Optimization** 

• Time Response in Combinational Networks


**Gate Delays and Timing Waveforms** 


Hazards/Glitches and How To Avoid Them

#### Multi-Level Logic: Advantages

Reduced sum of products form:

6 x 3-input AND gates +1 x 7-input OR gate (may not exist!) 25 wires (19 literals plus 6 internal wires)





#### Factored form:

$$x = (A + B + C)(D + E)F + G$$

1 x 3-input OR gate, 2 x 2-input OR gates, 1 x 3-input AND gate 10 wires (7 literals plus 3 internal wires)

■ ¬¬R.H. Katz Transparency No. 3-3

# **Multi-Level Logic Conversion of Forms**

Contemporary Logic Design Multi-Level Logic

#### NAND-NAND and NOR-NOR Networks

DeMorgan's Law:  $(A + B)' = A' \cdot B'$ ;  $(A \cdot B)' = A' + B'$ 

Written differently:  $A + B = (A' \cdot B')'$ ;  $(A \cdot B) = (A' + B')'$ 

In other words,

OR is the same as NAND with complemented inputs AND is the same as NOR with complemented inputs NAND is the same as OR with complemented inputs NOR is the same as AND with complemented inputs

#### OR/NAND Equivalence

# **Mult-Level Logic: Conversion Between Forms**

Contemporary Logic Design *Multi-Level Logic* 

# AND/NOR Equivalence

Α	Ā	В	B	A • B	A + B	A • B	$\overline{A + B}$	$A \longrightarrow AND \longrightarrow A \longrightarrow AND O$
0	1	0	1	0	0	1	1	$B \longrightarrow AND \longrightarrow B \longrightarrow AND \longrightarrow B$
0	1	1	0	0	0	0	0	
1	0	0	1	0	0	0	0	
1	0	1	0	1	1	0	0	A - Q NOR - A - NOR -
				l		l		$B = J^{NOR} = B = J^{NOR} = B$

It is possible to convert from networks with ANDs and ORs to networks with NANDs and NORs by introducing the appropriate inversions ("bubbles")


To preserve logic levels, each introduced "bubble" must be matched with a corresponding "bubble"


ո R.H. Katz Transparency No. 3-5

#### Multi-Level Logic: Conversion of Forms

Contemporary Logic Design Multi-Level Logic

# Example: Map AND/OR network to NAND/NAND network







# Multi-Level Logic: Conversion of Forms

Contemporary Logic Design Multi-Level Logic

# Example: Map AND/OR network to NAND/NAND network





Verify equivalence of the two forms

$$Z = [(A \cdot B)' (C \cdot D)']'$$

$$= [(A' + B')(C' + D')]'$$

$$= [(A' + B')' \cdot (C' + D')']$$

$$= (A \cdot B) + (C \cdot D)$$


This is the easy conversion:


💻 🤋 R.H. Katz Transparency No. 3-7

# Multi-Level Logic: Mapping Between Forms

Contemporary Logic Design Multi-Level Logic

# Example: Map AND/OR network to NOR/NOR network





Conserve Bubbles

"Bubbles"

Verify equivalence of the two forms


**Z** =

# Multi-Level Logic Mapping Between Forms

Contemporary Logic Design *Multi-Level Logic* 

"Bubbles"

Example: Map AND/OR network to NOR/NOR network



NOR
NOR
NOR
Step 2
Conserve

Conserve "Bubbles"

Verify equivalence of the two forms

 $Z = \{[(A' + B')' + (C' + D')']'\}'$  $= \{(A' + B') \cdot (C' + D')\}'$ 

= (A' + B')' + (C' + D')'

 $= (\boldsymbol{A} \, \bullet \, \boldsymbol{B}) + (\boldsymbol{C} \, \bullet \, \boldsymbol{D}) \, \mathfrak{A}$ 

This is the hard conversion:


AND/OR to NAND/NAND more natural


■ R.H. Katz Transparency No. 3-9

# Multi-Level Logic Mapping Between Forms

Contemporary Logic Design *Multi-Level Logic* 

Example: Map OR/AND network to NOR/NOR network






**Z** =


Verify equivalence of the two forms

# Multi-Level Logic: Mapping Between Forms

Contemporary Logic Design Multi-Level Logic

# Example: Map OR/AND network to NOR/NOR network





Verify equivalence of the two forms

$$Z = [(A + B)' + (C + D)']'$$

$$= \{(A + B)'\}' \cdot \{(C + D)'\}'$$

$$= (A + B) \cdot (C + D)$$


This is the easy conversion:


ո R.H. Katz Transparency No. 3-11

# Multi-Level Logic: Mapping Between Forms

Contemporary Logic Design Multi-Level Logic

# Example: Map OR/AND network to NAND/NAND network






Conserve Bubbles:

Conserve Bubbles:


Verify equivalence of the two forms


**Z** =




This is the hard conversion! OR/AND to NOR/NOR more natural

ո R.H. Katz Transparency No. 3-13








#### Multi-Level Logic: AND-OR-Invert Block

Contemporary Logic Design Multi-Level Logic

AOI Function: Three stage logic— AND, OR, Invert
Multiple gates "packaged" as a single circuit block

logical concept

possible switch implementation  $\Delta \mid C \mid$ 




True A C B D Z A B B C D C D

AND OR Invert two-input two-stack

2x2 AOI Schematic Symbol



3x2 AOI Schematic Symbol



ո R.H. Katz Transparency No. 3-17


# Multi-Level Logic: AND-OR-Invert

Contemporary Logic Design *Multi-Level Logic* 

Example: XOR implementation

A xor B = A' B + A B'

AOI form



 $(\boldsymbol{A} + \boldsymbol{B'}) \, (\boldsymbol{A'} + \boldsymbol{B})$ 

(AB + A'B')

General procedure to place in AOI form:


Compute the complement in Sum of Products form by circling the 0's in the K-map:

$$F = (A' B' + A B)'$$

#### Contemporary Logic Design Multi-Level Logic

#### Multi-Level Logic: AND-OR-Invert

#### Example:



**F** = **B C'** + **A C'** + **A B** 

F' = A' B' + A' C + B' C

Implemented by 2-input 3-stack AOI gate

$$F = (A + B) (A + C') (B + C')$$

F' K-map

$$\bm{F'} = (\bm{B'} + \bm{C}) \, (\bm{A'} + \bm{C}) \, (\bm{A'} + \bm{B'})$$

Implemented by 2-input 3-stack OAI gate

# Example:


**4-bit Equality Function** 

Z = (A0 B0 + A0' B0')(A1 B1 + A1' B1')(A2 B2 + A2' B2')(A3 B3 + A3' B3')

Each implemented in single 2x2 AOI gate

■ R.H. Katz Transparency No. 3-19


R.H. Katz Transparency No. 3-20



# Contemporary Logic Design *Multi-Level Logic*

#### Multi-Level Logic: AND-OR-Invert

#### Example: AOI Implementation of a 4-Bit Equality Tester



# Multi-Level Logic CAD Tools for Simplification


Contemporary Logic Design Multi-Level Logic

#### Multi-Level Optimization:

- 1. Factor out common sublogic (reduce fan-in, increase gate levels), subject to timing constraints
- 2. Map factored form onto library of gates
- 3. Minimize number of literals (correlates with number of wires)

#### Factored Form:

sum of products of sum of products ...



# Multi-Level Logic CAD Tools for Simplification

Contemporary Logic Design Multi-Level Logic

**Operations on Factored Forms:** 

- Decomposition
- Extraction
- Factoring
- Substitution
- Collapsing

Manipulate network by interactively issuing the appropriate instructions

There exists no algorithm that guarantees optimal multi-level network will be obtained

■ n R.H. Katz Transparency No. 3-23

# Multi-Level Logic: CAD Tools for Simplification

Contemporary Logic Design Multi-Level Logic

Decomposition:

Take a single Boolean expression and replace with collection of new expressions:

F = A B C + A B D + A' C' D' + B' C' D' (12 literals)


F rewritten as:

$$\boldsymbol{F} = \boldsymbol{X} \; \boldsymbol{Y} \; + \; \boldsymbol{X'} \; \boldsymbol{Y'}$$


$$X = A B$$

 $\bm{Y} = \bm{C} + \bm{D}$ 

(4 literals)



**Before Decomposition** 



**After Decomposition** 

#### Multi-Level Logic: CAD Tools for Simplification

#### Extraction: common intermediate subfunctions are factored out

 $\boldsymbol{F} = (\boldsymbol{A} + \boldsymbol{B}) \, \boldsymbol{C} \, \, \boldsymbol{D} \, + \, \boldsymbol{E}$ 

(11 literals)

 $\boldsymbol{G} = (\boldsymbol{A} + \boldsymbol{B}) \, \boldsymbol{E'}$ 

H = C D E

can be re-written as:

$$\boldsymbol{F} = \boldsymbol{X} \; \boldsymbol{Y} \; + \; \boldsymbol{E}$$

(7 literals)


G = X E'


H = Y E

X = A + B

"Kernels": primary divisors

Y = C D





**Before Extraction** 

■ ¬R.H. Katz Transparency No.3-25

# Multi-Level Logic: CAD Tools for Simplification

Contemporary Logic Design Multi-Level Logic

Factoring: expression in two level form re-expressed in multi-level form


 $\boldsymbol{F} = \boldsymbol{A} \; \boldsymbol{C} \; + \; \boldsymbol{A} \; \boldsymbol{D} \; + \; \boldsymbol{B} \; \boldsymbol{C} \; + \; \boldsymbol{B} \; \boldsymbol{D} \; + \; \boldsymbol{E}$ 


(9 literals)

can be rewritten as:

F = (A + B)(C + D) + E

(5 literals)





**Before Factoring** 

**After Factoring** 

#### Contemporary Logic Design Multi-Level Logic

#### Multi-Level Logic CAD Tools for Simplification

Substitution: function G into function F, express F in terms of G

$$F = A + B C$$
$$G = A + B$$

(5 literals)

F rewritten in terms of G

$$\boldsymbol{F} = \boldsymbol{G} \ (\boldsymbol{A} + \boldsymbol{C})$$

(2 literals)

Collapsing: reverse of substitution; use to eliminate levels to meet timing constraints

$$\begin{aligned} F &= G \; (A + C) \\ &= (A + B) \; (A + C) \\ &= A \; A \; + \; A \; C \; + \; A \; B \; + \; B \; C \\ &= A + B \; C \quad \mathfrak{A} \end{aligned}$$

💶 🤋 R.H. Katz Transparency No. 3-27

# Multi-Level Logic: CAD Tools for Simplification

Contemporary Logic Design Multi-Level Logic

Key to implementing these operations: "division" over Boolean functions

$$\begin{array}{c|c} F & P & Q & + R \\ \hline \\ divisor & quotient & remainder \end{array}$$

example:

$$X = A C + A D + B C + B D + E$$
  
 $Y = A + B$ 

Complexity: finding suitable divisors

$$\label{eq:factor} \begin{array}{l} \boldsymbol{F} = \boldsymbol{A} \ \boldsymbol{D} \ + \ \boldsymbol{B} \ \boldsymbol{C} \ \boldsymbol{D} \ + \ \boldsymbol{E} \\ \boldsymbol{G} = \boldsymbol{A} \ + \ \boldsymbol{B} \end{array}$$

G does not divide F under algebraic division rules

G does divide F under Boolean rules (very large number of these)

**Contemporary Logic Design** Multi-Level Logic

#### Multi-Level Logic CAD Tools for Simplification

#### misll Session with the Full Adder

```
UC Berkeley, MIS Release #2.1 (compiled 3-Mar-89 at 5:32 PM)
misll> re full adder
misll> p
                                                                     read equations
   {co} = a b ci + a b ci' + a b' ci + a' b ci
   {sum} = a b ci + a b' ci' + a' b ci' + a' b' ci
misll> pf
  {co} = a b' ci + b (ci (a' + a) + a ci')
  {sum} = ci (a' b' + a b) + ci' (a b' + a' b)
                                                                      two level minimization
misll> sim1 *
misll> p
   \{co\} = ab + aci + bci
   {sum} = a b ci + a b' ci' + a' b ci' + a' b' ci
misll> pf
  \{co\} = ci (b + a) + a b
  \{sum\} = ci (a' b' + a b) + ci' (a b' + a' b)
misll> gd
misll> pf
                                                                      good decomposition
  \{co\} = a [2] + b ci
  \{sum\} = a' [3]' + a [3]
 [2] = ci + b
 [3] = b' ci' + b ci
```

#### technology independent up to this point

■ n R.H. Katz Transparency No. 3-29


**Contemporary Logic Design** 

```
Multi-Level Logic: CAD Tools for Simplification
                                                                    Multi-Level Logic
   misll> rlib msu.genlib =
                                      read library & perform technology mapping
   misll> map
   misll> pf
    [361] = b' ci' + a'
    [328]=b^{\prime}
    [329] = ci'
     \{co\} = [328]' [329]' + [361]'
    [3] = b ci' + b' ci
     \{sum\} = [3] a' + [3]' a
   misll> pg
   [361] 1890:physical 32.00
                                                          gates that implement the
   [328] 1310:physical 16.00
                                                           various nodes and their
   [329] 1310 physical 16.00
           1890 physical 32.00
                                                                  relative areas
   {co}
      2310 physical 40.00
   {sum} 2310 physical 40.00
   misll> pat
   ... using library delay model
           : arrival=( 2.2 2.2)
   {sum}
          : arrival=( 2.2 2.2)
   {co}
                                                                timing simulation
   [328] : arrival=(1.2 1.2)
                                                        unit delay plus 0.2 time units
   [361] : arrival=(1.2 1.2)
                                                                    per fan-out
   [329] \quad : arrival = (\, 1.2 \,\, 1.2)
   [3] : arrival=(1.2 1.2)
   ci
         : arrival=( 0.0 0.0)
         : arrival=( 0.0 0.0)
   b
         : arrival=( 0.0 0.0)
   misll> quit
```

### Multi-Level Logic CAD Tools for Simplification

Contemporary Logic Design Multi-Level Logic





NOTE: OR-AND-INVERT equivalent to INVERT-AND-OR

		•	13
	er Name		1
1310	inv	Α'	
1120	nor2	( <b>A</b> + <b>B</b> )'	
1130	nor3	( <b>A</b> + <b>B</b> + <b>C</b> )'	
1140	nor4	( <b>A</b> + <b>B</b> + <b>C</b> + <b>D</b> )'	
1220	nand2	( <b>A•B</b> )'	
1230	nand3	( <b>A•B•C</b> )'	
1240	nand4	(A•B•C•D)'	
1660	and2/nan	d2 [A•B, (A•B)']	
1670	and3/nan	d3 [A•B•C, (A•B•C)']	
1680	and4/nan	d4 [A•B•C•D, (A•B•C•D)']	
1760	or2/nor2	[ <b>A</b> + <b>B</b> , ( <b>A</b> + <b>B</b> ) <sup>*</sup> ]	
		[ <b>A</b> + <b>B</b> + <b>C</b> , ( <b>A</b> + <b>B</b> + <b>C</b> )']	
1780	or4 (	<b>A</b> + <b>B</b> + <b>C</b> + <b>D</b> )	
		( <b>A•B</b> + <b>C•D</b> )'	
1880	aoi21	$(\boldsymbol{A}+\boldsymbol{B}\bullet\boldsymbol{C})^{\boldsymbol{\prime}}$	
		$[(\boldsymbol{A}+\boldsymbol{B})(\boldsymbol{C}+\boldsymbol{D})]^{\boldsymbol{\prime}}$	
1890	oai21	$[\mathbf{A} (\mathbf{B} + \mathbf{C})]'$	
	ao22	A•B + D•E	
	ao222	A•B + C•D + E•F	
	ao2222	<b>A•B</b> + <b>C•D</b> + <b>E•F</b> + <b>G•H</b>	
1930	ao33	A•B•C + D•E•F	
	_		
	xor2		
2350	xnor2	A•B + A'•B'	
<sub>■</sub> ฉR.H	Katz Tran	sparency No. 3-31	

# Multi-Level Logic CAD Tools for Simplification

Contemporary Logic Design Multi-Level Logic

#### More Examples

mis with standard simplification script:

misII f script t pla <espresso truth table file>

#### Full Adder:

mis pla style outputs

model fulladder
inputs a b ci
outputs sum co
names a b ci co sum
1--01
-1-01
-1-01
input variables

111-1
names a b ci co
11-1
1-11
end

SUM = A CO' + B CO' + CI CO' + A B CI (9 literals)


CO = AB + ACI + BCI

(6 literals)

Note that A xor B xor CI = A' B' CI + A B' CI' + A' B CI' + A B CI (12 literals!)

Multi-Level Logic: CAD Tools for Simplification

Contemporary Logic Design Multi-Level Logic



Multilevel Implementation of Full Adder: 5 Logic Levels!

■ ¬¬ R.H. Katz Transparency No. 3-33

# Multi-Level Logic Tools for Simplication

Contemporary Logic Design Multi-Level Logic

#### Two-bit Adder

inputs a b c d outputs x y z names a c z [22]x---11 11--1 -10-1 names a b c d x z [22]y 1---0--1 --1---11 -11-0--1 --110--1 ---100-1 names a b c d z -0-11 -1-01 0-101 names a d z [22] 1101 .end


**Mis Output** 

 $\boldsymbol{Z} = \boldsymbol{B'} \; \boldsymbol{D} + \boldsymbol{B} \; \boldsymbol{D'} + \boldsymbol{A'} \; \boldsymbol{C} \; \boldsymbol{D'}$ 

[22] = A D Z'

X = [22] + A C + C Z'

Y = A X + C [22] + B C X' + C D X' + D X' Z'



8 logic levels:

#### Multi-Level Logic: CAD Tools for Simplication

#### **BCD Increment By 1**

model bcd\_increment inputs a b c d outputs w x y z names a b c d z w 1---11 0111-1 names a b c w z x 01-0-1 0-1001 names a c z y -111 0001 names a b c d z 0--01 -0001 .end


Mis Output

 $\boldsymbol{Z} = \boldsymbol{A'} \; \boldsymbol{D'} \; + \; \boldsymbol{B'} \; \boldsymbol{C'} \; \boldsymbol{D'}$ 

Y = CZ + A'C'Z'

W = AZ + A'BCD

 $\boldsymbol{X} = \boldsymbol{A'} \; \boldsymbol{B} \; \boldsymbol{W'} \; + \; \boldsymbol{A'} \; \boldsymbol{C} \; \boldsymbol{W'} \; \boldsymbol{Z'}$ 



■ n R.H. Katz Transparency No. 3-35

#### Time Response in Combinational Networks

Contemporary Logic Design Multi-Level Logic


- · emphasis on timing behavior of circuits
- waveforms to visualize what is happening
- simulation to create these waveforms
- momentary change of signals at the outputs: hazards
   can be useful— pulse shaping circuits
   can be a problem glitches: incorrect circuit operation


#### Terms:

gate delay— time for change at input to cause change at output minimum delay vs. typical/nominal delay vs. maximum delay careful designers design for the worst case:

rise time— time for output to transition from low to high voltage

fall time— time for output to transition from high to low voltage





#### **Time Response in Combinational Networks**

#### Hazards/Glitches and How to Avoid Them

Unwanting switching at the outputs

Occur because delay paths through the circuit experience different propagation delays

Danger if logic "makes a decision" while output is unstable OR hazard output controls an asynchronous input (these respond immediately to changes rather than waiting for a synchronizing signal called a clock)

#### **Usual solutions:**

wait until signals are stable (by using a clock)

never, never, never use circuits with asynchronous inputs

design hazard-free circuits


Suggest that first two approaches be used, but we'll tell you about hazard-free design anyway:

■ n R.H. Katz Transparency No. 3-39

#### **Time Response in Combinational Networks**

Contemporary Logic Design Multi-Level Logic


#### Hazards/Glitches and How to Avoid Them



**Kinds of Hazards** 

# **Time Response in Combinational Circuits**


Glitch Example




ABCD = 1100

input change within product term

Contemporary Logic Design Multi-Level Logic



**F** = **A' D** + **A C'** 



**ABCD = 1101** 

input change that spans product terms output changes from 1 to 0 to 1

■ ¬R.H. Katz Transparency No. 3-41

# **Time Response in Combinational Networks**

Contemporary Logic Design Multi-Level Logic

Glitch Example

General Strategy: add redundant terms

F = A' D + A C' becomes A' D + A C' + C' D

This eliminates 1-hazard? How about 0-hazard?


Re-express F in PoS form:

$$\boldsymbol{F} = (\boldsymbol{A'} + \boldsymbol{C'})(\boldsymbol{A} + \boldsymbol{D})$$

Glitch present:

Add term: (C' + D)

This expression is equivalent to the hazard-free SoP form of F



#### **Time Response in Combinational Networks**

Glitch Example

Start with expression that is free of static 1-hazards

$$\boldsymbol{F} = \boldsymbol{A} \; \boldsymbol{C'} \; + \; \boldsymbol{A'} \; \boldsymbol{D} \; + \; \boldsymbol{C'} \; \boldsymbol{D}$$

Work with complement:

$$F' = (A C' + A' D + C' D)'$$

$$= (A' + D) (A + D') (C + D')$$

$$= A C + A C D' + C D' + A' C D' + A' D'$$

$$= A C + C D' + A' D'$$

covers all the adjacent 0's in the K-map

free of static-1 and static-0 hazards:

■ n R.H. Katz Transparency No. 3-43

# **Time Response in Combinational Networks**

Contemporary Logic Design Multi-Level Logic

Detecting Static Hazards in Multi-Level Circuits

**Calculate transient output function** 


variables and complements are treated as independent variables

cannot use X + X' = 1 or X • X' = 0 for simplifications

Example:

$$F = A B C + (A + D) (A' + C')$$

2-level form



ABCD: 1111 to 1110, covered by term ABC, so no 1-hazard present


ABCD: 1110 to 1100, term ABC goes low while term AC' goes high

some static hazards are present!

Static 1-hazards

#### Solution:

Add redundant terms to insure all adjacent transitions are covered by terms



1's hazards in F corrected in F2

■ n R.H. Katz Transparency No. 3-45


#### **Time Response in Combinational Networks**

Contemporary Logic Design Multi-Level Logic

Static 0-Hazards

Similar to previous case, but work with the complement of F

If terms of the transient output function cover all 0 transitions, then no 0-hazards are present




$$\boldsymbol{F} = (\boldsymbol{A} + \boldsymbol{D}) \, (\boldsymbol{A'} + \boldsymbol{B} + \boldsymbol{C'}) \, (\boldsymbol{B} + \boldsymbol{C'} + \boldsymbol{D})$$

0-hazard on transition from 1010 to 0010

0-hazard free

equivalent to F2 on last slide




# **Time Response in Combinational Networks**

Contemporary Logic Design Multi-Level Logic

Designing Networks for Hazard-free operation

Simply place transient output function in a form that guarantees that all adjacent ones are covered by a term



no term of the transient output function contains both a variable and its complement

$$F(A,B,C,D) = m(1,3,5,7,8,9,12,13,14,15)$$

$$\boldsymbol{F} = \boldsymbol{A} \; \boldsymbol{B} \; + \; \boldsymbol{A'} \; \boldsymbol{D} \; + \; \boldsymbol{B} \; \boldsymbol{D} \; + \; \boldsymbol{A} \; \boldsymbol{C'} \; + \; \boldsymbol{C'} \; \boldsymbol{D}$$

$$= (A' + B + C') D + A (B + C')$$


(factored by distributive law, which does not introduce hazards since it does not depend on the complementarity laws for its validity)

#### Contemporary Logic Design Multi-Level Logic

#### **Time Response in Combinational Networks**

### **Dynamic Hazards**

# **Example with Dynamic Hazard**



Three different paths from B or B' to output

ABC = 000, F = 1 to ABC = 010, F = 0

different delays along the paths: G1 slow, G4 very slow

Handling dynamic hazards very complex

**Beyond our scope** 

■ ា R.H. Katz Transparency No. 3-49

# **Chapter Review**

Contemporary Logic Design Multi-Level Logic

- Transition from Simple Gates to more complex gate building blocks
- Conversion from AND/OR, OR/AND to NAND/NAND, NOR/NOR
- Multi-Level Logic: Reduced gate count, fan-ins, but increased delay
- Use of misll to optimize multi-level logic and to perform mappings
- Time Response in Combinational Logic:

Gate Delay, Rise Time, Fall Time Hazards and Hazard-free Design