Chapter #2: Two-Level Combinational Logic

Contemporary Logic Design

Randy H. Katz University of California, Berkeley May 1993

ຼ ¬ R.H. Katz Transparency No. 2-1

Motivation

Contemporary Logic Design *Two-Level Logic*

Further Amplification on the Concepts of Chapter #1:

- Rapid prototyping technology
 Use of computer aided design tools: espresso
- Design Techniques that Spanning Multiple Technologies
 Transistor-Transistor Logic (TTL)
 Complementary Metal on Oxide Silicon (CMOS)
- Multiple Design Representations

Truth Tables

Static gate descriptions

Dynamic waveform descriptions

Chapter Overview

• Logic Functions and Switches

Not, AND, OR, NAND, NOR, XOR, XNOR

• Gate Logic

Laws and Theorems of Boolean Algebra

Two Level Canonical Forms

Incompletely Specified Functions

• Two Level Simplification

Boolean Cubes

Karnaugh Maps

Quine-McClusky Method

Espresso Methos

n R.H. Katz Transparency No. 2-3

Logic Functions: Boolean Algebra

Contemporary Logic Design Two-Level Logic

Algebraic structure consisting of

set of elements B

binary operations {+, •}

unary operation {'}

such that the following axioms hold:

- 1. B contains at least two elements, a, b, such that $a \neq b$
- 2. Closure a,b in B,
 - (i) **a**+**b** in **B**
 - (ii) **a b** in **B**
- 3. Commutative Laws: a,b in B,
 - (i) a + b = b + a
 - (ii) $\mathbf{a} \cdot \mathbf{b} = \mathbf{b} \cdot \mathbf{a}$

- 5. Distributive Laws:
 - (i) $a + (b \cdot c) = (a + b) \cdot (a + c)$
 - (ii) $a \cdot (b + c) = a \cdot b + a \cdot c$
- 6. Complement:
 - (i) a + a' = 1
 - (ii) **a a'**= **0**

4. Identities: 0, 1 in B

- (i) a + 0 = a
- (ii) **a 1** = **a**

Logic Functions Boolean Algebra


B={0,1}, += OR, • = AND, '= NOT is a Boolean Algebra

must verify that the axioms hold:


E.g., Commutative Law:

$$0+1=1+0$$
? $1=1$

Theorem: any Boolean function that can be expressed as a truth table can be written as an expression in Boolean Algebra using ', +, •




Review from Chapter 1











AND









🛓 🤋 R.H. Katz Transparency No. 2-5


Logic Functions: From Expressions to Gates

Contemporary Logic Design Two-Level Logic

More than one way to map an expression to gates

E.g.,
$$Z = A' \cdot B' \cdot (C + D) = (A' \cdot (B' \cdot (C + D)))$$

use of 3-input gate



Literal: each appearance of a variable or its complement in an expression


$$E.g., \quad Z = A B'C + A'B + A'BC' + B'C$$

3 variables, 10 literals


Logic Functions: NAND, NOR, XOR, XNOR

Contemporary Logic Design Two-Level Logic

16 functions of two variables:



X, X', Y, Y', X•Y, X+Y, 0, 1 only half of the possible functions



Logic Functions: NAND, NOR Implementation

Contemporary Logic Design Two-Level Logic

= ធ R.H. Katz Transparency No. 2-7

NAND, NOR gates far outnumber AND, OR in typical designs easier to construct in the underlying transistor technologies

Any Boolean expression can be implemented by NAND, NOR, NOT gates

In fact, NOT is superfluous (NOT = NAND or NOR with both inputs tied together)

Logic Functions: XOR, XNOR

Contemporary Logic Design Two-Level Logic

XOR: X or Y but not both ("inequality", "difference") XNOR: X and Y are the same ("equality", "coincidence")

Description
Z = 1 if X has a different value than Y


Description
Z = 1 if X has the same value as Y

Gates X

Gates X Y

Truth Table

X Y Z 0 0 0 0 1 1 1 0 1 1 1 0 Truth Table



(a) XOR

(b) XNOR


 $X \oplus Y = X Y' + X' Y$

 $\overline{X \oplus Y} = X Y + X' Y'$

💶 ធ R.H. Katz Transparency No. 2-9

Logic Functions: Waveform View

Contemporary Logic Design *Two-Level Logic*



Logic Functions: Rationale for Simplification

Logic Minimization: reduce complexity of the gate level implementation

- reduce number of literals (gate inputs)
- reduce number of gates
- · reduce number of levels of gates

fewer inputs implies faster gates in some technologies
fan-ins (number of gate inputs) are limited in some technologies
fewer levels of gates implies reduced signal propagation delays
minimum delay configuration typically requires more gates
number of gates (or gate packages) influences manufacturing costs


Traditional methods: reduce delay at expense of adding gates

New methods: trade off between increased circuit delay and reduced gate count

🛌 🤋 R.H. Katz Transparency No. 2-11



Contemporary Logic Design Two-Level Logic



Two-Level Realization (inverters don't count)

Multi-Level Realization


Advantage: Reduced Gate

Fan-ins

Complex Gate: XOR Advantage: Fewest Gates

TTL Package Counts:

- Z1 three packages (1x 6-inverters, 1x 3-input AND, 1x 3-input OR)
- **Z2** three packages (1x 6-inverters, 1x 2-input AND, 1x 2-input OR)
- Z3 two packages (1x 2-input AND, 1x 2-input XOR)



Under the same input stimuli, the three alternative implementations have essentially the same waveform behavior

Slight variations due to differences in number of gate levels

The three implementations are equivalent

■ n R.H. Katz Transparency No. 2-13

Gate Logic: Laws of Boolean Algebra

Contemporary Logic Design Two Level Logic

Duality: a dual of a Boolean expression is derived by replacing AND operations by ORs, OR operations by ANDs, constant 0s by 1s, and 1s by 0s (literals are left unchanged).

Any statement that is true for an expression is also true for its dual:

Useful Laws/Theorems of Boolean Algebra:

Operations with 0 and 1:

1. X + 0 = X

1D. X • 1 = X

2. X + 1 = 1

2D. X • 0 = 0

Idempotent Law:

3. X + X = X

 $3D. X \cdot X = X$

Involution Law:

4. (X')' = X

Laws of Complementarity: 5. X + X' = 1

5D. X • X' = 0

Commutative Law: 6. X + Y = Y + X

6D. $X \cdot Y = Y \cdot X$

Gate Logic: Laws of Boolean Algebra (cont)

Associative Laws:

7.
$$(X + Y) + Z = X + (Y + Z)$$

= $X + Y + Z$

$$7D. \ (X \bullet Y) \bullet Z = X \bullet (Y \bullet Z)$$
$$= X \bullet Y \bullet Z$$

Distributive Laws:

8.
$$X \bullet (Y+Z) = (X \bullet Y) + (X \bullet Z)$$

8D.
$$X + (Y \cdot Z) = (X + Y) \cdot (X + Z)$$

Simplification Theorems:

9D.
$$(X + Y) \cdot (X + Y') = X$$

10D. $X \cdot (X + Y) = X$

11D.
$$(X \cdot Y') + Y = X + Y$$

$$\begin{array}{lll} \textit{DeMorgan's Law:} \\ 12. \ (X+Y+Z+...)' = X' \bullet Y' \bullet Z' \bullet ... \\ 13. \ \{F(X1,X2,...,Xn,0,1,+,\bullet)\}' = \{F(X1',X2',...,Xn',1,0,\bullet,+)\} \end{array}$$

15.
$$\{F(X1,X2,...,Xn,0,1,+,\bullet)\}^D = \{F(X1,X2,...,Xn,1,0,\bullet,+)\}$$

Theorems for Multiplying and Factoring:

16.
$$(X + Y) \bullet (X' + Z) = X \bullet Z + X' \bullet Y$$

16.
$$(X + Y) \bullet (X' + Z) = X \bullet Z' + X' \bullet Y$$
 16D. $X \bullet Y + X' \bullet Z = (X + Z) \bullet (X' + Y)$

Consensus Theorem:

17.
$$(X \cdot Y) + (Y \cdot Z) + (X' \cdot Z) = X \cdot Y + X' \cdot Z$$

17D.
$$(X + Y) \bullet (Y + Z) \bullet (X' + Z) =$$

$$(X + Y) \bullet (X' + Z)$$

$$2 R.H. Katz Transparency No. 2-15$$

Gate Logic: Laws of Boolean Algebra

Contemporary Logic Design Two Level Logic

Proving theorems via axioms of Boolean Algebra.

E.g., prove the theorem: $X \cdot Y + X \cdot Y' = X$

E.g., prove the theorem: $X + X \cdot Y = X$

Gate Logic: Laws of Boolean Algebra

Proving theorems via axioms of Boolean Algebra:

E.g., prove the theorem: $X \cdot Y + X \cdot Y' = X$

distributive law (8) $X \cdot Y + X \cdot Y' = X \cdot (Y + Y')$

complementary law (5) $X \bullet (Y + Y') = X \bullet (1)$

E.g., prove the theorem: X + X • Y = X

identity (1D) $X + X \cdot Y = X \cdot 1 + X \cdot Y$

distributive law (8) $X \bullet 1 + X \bullet Y = X \bullet (1 + Y)$

identity (2) $X \bullet (1 + Y) = X \bullet (1)$

identity (1) $X \bullet (1) = X$

n R.H. Katz Transparency No. 2-17

Gate Logic: Laws of Boolean Algebra

Contemporary Logic Design Two Level Logic

DeMorgan's Law

DeMorgan's Law can be used to convert AND/OR expressions to OR/AND expressions

Example:

$$Z = A' B' C + A' B C + A B' C + A B C'$$

$$Z' = (A + B + C') \bullet (A + B' + C') \bullet (A' + B + C') \bullet (A' + B' + C)$$

Gate Logic Laws of Boolean Algebra

Apply the laws and theorems to simplify Boolean equations

Example: full adder's carry out function

Cout = A' B Cin + A B' Cin + A B Cin' + A B Cin

■ R.H. Katz Transparency No. 2-19

Gate Logic: Laws of Boolean Algebra

Contemporary Logic Design Two-Level Logic

identity

Apply the laws and theorems to simplify Boolean equations

Example: full adder's carry out function

Cout = A' B Cin + A B' Cin + A B Cin' + A B Cin

= A' B Cin + A B' Cin + A B Cin' + A B Cin + A B Cin

= A' B Cin + A B Cin + A B' Cin + A B Cin' + A B Cin

= (A' + A) B Cin + A B' Cin + A B Cin' + A B Cin

= (1) B Cin + A B' Cin + A B Cin' + A B Cin

= B Cin + A B' Cin + A B Cin' + A B Cin + A B Cin

= B Cin + A B' Cin + A B Cin + A B Cin' + A B Cin

= B Cin + A (B' + B) Cin + A B Cin' + A B Cin

associative

= B Cin + A (1) Cin + A B Cin' + A B Cin

= B Cin + A Cin + A B (Cin' + Cin)


= B Cin + A Cin + A B (1)


= B Cin + A Cin + A B


R.H. Katz Transparency No. 2-20


Gate Logic Switching Equivalents

Contemporary Logic Design Two-Level Logic













Idempotent Laws

Identity Laws









Complementarity Laws

Simplification Theorems

ո R.H. Katz Transparency No. 2-21

Gate Logic: 2-Level Canonical Forms

Contemporary Logic Design *Two-Level Logic*

Truth table is the unique signature of a Boolean function

Many alternative expressions (and gate realizations) may have the same truth table

Canonical form: standard form for a Boolean expression provides a unique algebraic signature

Sum of Products Form

also known as disjunctive normal form, minterm expansion


F' = A' B' C' + A' B' C + A' B C'

Gate Logic: Two Level Canonical Forms

Sum of Products

Α	В	С	Minterms
0	0	0	$\overline{A}\overline{B}\overline{C} = m_0$
0	0	1	$\overline{A} \overline{B} C = m_1$
0	1	0	$\overline{A} B \overline{C} = m_2$
0	1	1	$\overline{A} B C = m_3$
1	0	0	$A \overline{B} \overline{C} = m_4$
1	0	1	$A \overline{B} C = m_5$
1	1	0	$A B \overline{C} = m_6$
1	1	1	$A B C = m_7$

Shorthand Notation for Minterms of 3 Variables



2-Level AND/OR Realization

product term / minterm:

ANDed product of literals in which each variable appears exactly once, in true or complemented form (but not both)

F in canonical form

$$\begin{split} F(A,B,C) &= \Sigma m(3,4,5,6,7) \\ &= m3 + m4 + m5 + m6 + m7 \\ &= A' B C + A B' C' + A B' C \\ &+ A B C' + A B C \end{split}$$

canonical form minimal form

$$\boldsymbol{F} = \boldsymbol{A} \; \boldsymbol{B'} \; (\boldsymbol{C} + \boldsymbol{C'}) \; + \; \boldsymbol{A'} \; \boldsymbol{B} \; \boldsymbol{C} \; \; + \; \boldsymbol{A} \; \boldsymbol{B} \; (\boldsymbol{C'} + \boldsymbol{C})$$

$$= A (B' + B) + A' B C$$

$$= A + B C$$

$$F' = (A + B C)' = A' (B' + C') = A' B' + A' C'$$

■ ¬¬ R.H. Katz Transparency No. 2-23

Gate Logic: 2 Level Canonical Forms

Contemporary Logic Design Two Level Logic

Product of Sums / Conjunctive Normal Form / Maxterm Expansion

Α	В	С	Maxterms
0	0	0	$A + B + C = M_0$
0	0	1	$A + B + C = M_1$
0	1	0	$A + B + C = M_2$
0	1	1	$\underline{A} + B + C = M_3$
1	0	0	$\underline{A} + B + \underline{C} = M_4$
1	0	1	$\overline{A} + \overline{B} + \overline{C} = M_5$
1	1	0	$\overline{A} + \overline{B} + C = M_6$
1	1	1	$\overline{A} + \overline{B} + \overline{C} = M_7$

Maxterm:

ORed sum of literals in which each variable appears exactly once in either true or complemented form, but not both

Maxterm form:

Find truth table rows where F is 0 0 in input column implies true literal 1 in input column implies complemented literal

Maxterm Shorthand Notation for a Function of Three Variables

$$F(A,B,C) = \Pi M(0,1,2)$$

$$= (A + B + C) (A + B + C') (A + B' + C)$$

$$F'(A,B,C) = \prod M(3,4,5,6,7)$$

$$= (A + B' + C')(A' + B + C)(A' + B + C')(A' + B' + C)(A' + B' + C')$$

Contemporary Logic Design Two-Level Logic

Gate Logic: Two Level Canonical Forms

Sum of Products, Products of Sums, and DeMorgan's Law

F' = A' B' C' + A' B' C + A' B C'

Apply DeMorgan's Law to obtain F:

$$(F')' = (A' B' C' + A' B' C + A' B C')'$$

$$\bm{F} = (\bm{A} + \bm{B} + \bm{C}) \, (\bm{A} + \bm{B} + \bm{C'}) \, (\bm{A} + \bm{B'} + \bm{C})$$

$$F' = (A + B' + C')(A' + B + C)(A' + B + C')(A' + B' + C)(A' + B' + C')$$

Apply DeMorgan's Law to obtain F:


$$(F')' = \left\{ (A + B' + C')(A' + B + C)(A' + B + C')(A' + B' + C)(A' + B' + C') \right\}'$$

R.H. Katz Transparency No. 2-25

Gate Logic: Two-Level Canonical Forms

Contemporary Logic Design Two-Level Logic

Four Alternative Implementations of F:




Canonical Sum of Products

Minimized Sum of Products

Canonical Products of Sums

Minimized Products of Sums

R.H. Katz Transparency No. 2-26



Eight Unique Combinations of Three Inputs

В С

 F_2

Gate Logic: Two-Level Canonical Forms

Except for timing glitches, output waveforms of the three implementations are essentially identical

n R.H. Katz Transparency No. 2-27

Gate Logic: Two-Level Canonical Forms

Contemporary Logic Design Two Level Logic

Mapping Between Forms

1. Minterm to Maxterm conversion: rewrite minterm shorthand using maxterm shorthand replace minterm indices with the indices not already used

$$E.g.,\ F(A,B,C) = \Sigma m(3,4,5,6,7) = \Pi M(0,1,2)$$

2 Maxterm to Minterm conversion: rewrite maxterm shorthand using minterm shorthand replace maxterm indices with the indices not already used

$$E.g.,\ F(A,B,C)=\Pi M(0,1,2)=\Sigma m(3,4,5,6,7)$$

Minterm expansion of F to Minterm expansion of F' 3. in minterm shorthand form, list the indices not already used in F


4 Minterm expansion of F to Maxterm expansion of F': rewrite in Maxterm form, using the same indices as F

R.H. Katz Transparency No. 2-28

Gate Logic: Positive vs. Negative Logic

Normal Convention: Postive Logic/Active High Low Voltage = 0; High Voltage = 1

Alternative Convention sometimes used: Negative Logic/Active Low



Behavior in terms of Electrical Levels

Two Alternative Interpretations
Positive Logic AND
Negative Logic OR


Dual Operations

■ n R.H. Katz Transparency No. 2-29

Gate Logic: Positive vs. Negative Logic

Contemporary Logic Design Two-Level Logic

Conversion from Positive to Negative Logic





Positive Logic NOR: A + B = A • B

Negative Logic NAND: A • B = A + B

Dual operations:

AND becomes OR, OR becomes AND Complements remain unchanged





Contemporary Logic Design Two-Level Logic

Gate Logic Incompletely Specified Functions

Don't Cares and Canonical Forms

Canonical Representations of the BCD Increment by 1 Function:

$$Z = m0 + m2 + m4 + m6 + m8 + d10 + d11 + d12 + d13 + d14 + d15$$

$$Z = \Sigma m(0, 2, 4, 6, 8) + d(10, 11, 12, 13, 14, 15)$$

$$Z = \Pi M(1, 3, 5, 7, 9) \bullet D(10, 11, 12, 13, 14, 15)$$

■ R.H. Katz Transparency No. 2-33

Gate Logic: Two-Level Simplification

Contemporary Logic Design *Two-Level Logic*

Algebraic Simplification:

not an algorithm/systematic procedure

how do you know when the minimum realization has been found?

Computer-Aided Tools:

precise solutions require very long computation times, especially for functions with many inputs (>10)

heuristic methods employed —

"educated guesses" to reduce the amount of computation
good solutions not best solutions

Still Relevant to Learn Hand Methods:

insights into how the CAD programs work, and their strengths and weaknesses


ability to check the results, at least on small examples

don't have computer terminals during exams

Contemporary Logic Design Two Level Logic


Gate Logic: Two-Level Simplification

Key Tool: The Uniting Theorem — A (B' + B) = A



B's values change within the on-set rows B is eliminated, A remains

A's values don't change within the on-set rows



G = A' B' + A B' = (A' + A) B' = B'

B's values stay the same within the on-set rows A is eliminated, B remains

A's values change within the on-set rows

Essence of Simplification:


find two element subsets of the ON-set where only one variable changes its value. This single varying variable can be eliminated:


■ ¬R.H. Katz Transparency No. 2-35


Gate Logic: Two-Level Simplification

Boolean Cubes

Visual technique for identifying when the Uniting Theorem can be applied









Contemporary Logic Design Two-Level Logic

Just another way to represent the truth table

n input variables = n dimensional "cube"



Subcubes of Higher Dimensions than 2



 $F(A,B,C) = \Sigma m(4,5,6,7)$

On-set forms a rectangle, i.e., a cube of two dimensions

represents an expression in one variable i.e., 3 dimensions - 2 dimensions

A is asserted and unchanged B and C vary

This subcube represents the literal A

្ន n R.H. Katz Transparency No. 2-39

Gate Logic: Two-Level Simplification

Contemporary Logic Design *Two-Level Logic*

In a 3-cube:

- a 0-cube, i.e., a single node, yields a term in three literals
- a 1-cube, i.e., a line of two nodes, yields a term in two literals
- a 2-cube, i.e., a plane of four nodes, yields a term in one literal
- a 3-cube, i.e., a cube of eight nodes, yields a constant term "1"

In general,


an m-subcube within an n-cube (m < n) yields a term with n - m literals

Karnaugh Map Method


hard to draw cubes of more than 4 dimensions


K-map is an alternative method of representing the truth table that helps visualize adjacencies in up to 6 dimensions

Beyond that, computer-based methods are needed



3-variable K₋map





Numbering Scheme: 00, 01, 11, 10
Gray Code — only a single bit changes from code word to next code word

💶 ធ R.H. Katz Transparency No. 2-41


Contemporary Logic Design


Two-Level Logic

Gate Logic: Two-Level Simplification

Karnaugh Map Method


Adjacencies in the K-Map






Wrap from first to last column


Top row to bottom row





Contemporary Logic Design Two-Level Logic

More K-Map Method Examples, 3 Variables



$$F(\boldsymbol{A},\boldsymbol{B},\boldsymbol{C}) = \Sigma m(\boldsymbol{0,4,5,7})$$

F =

ͺAΒ			F	4	_
AB C	00	01	11	10	١
0	0	1	1	0	
1	1	1	0	0	
В					

F' simply replace 1's with 0's and vice versa $F'(A,B,C) = \Sigma m(1,2,3,6)$


F' =

■ n R.H. Katz Transparency No. 2-45

Gate Logic: Two-Level Simplification


Contemporary Logic Design Two-Level Logic

More K-Map Method Examples, 3 Variables



$$F(A,B,C) = \Sigma m(0,4,5,7)$$

In the K-map, adjacency wraps from left to right and from top to bottom




F' simply replace 1's with 0's and vice versa

$$F'(A,B,C) = \Sigma m(1,2,3,6)$$

Compare with the method of using DeMorgan's Theorem and Boolean Algebra to reduce the complement:


K-map Method Examples: 4 variables




 $F(A,B,C,D) = \Sigma m(0,2,3,5,6,7,8,10,11,14,15)$

F=

🛓 ធ R.H. Katz Transparency No. 2-47



K-map Method: Circling Zeros



$$\boldsymbol{F} = (\overline{\boldsymbol{B}} + \boldsymbol{C} + \boldsymbol{D}) \, (\overline{\boldsymbol{A}} + \boldsymbol{C} + \overline{\boldsymbol{D}}) \, (\boldsymbol{B} + \boldsymbol{C} + \overline{\boldsymbol{D}})$$

Replace F by $\overline{\mathbf{F}}$, 0's become 1's and vice versa

$$\overline{F} = \overline{B} \overline{C} \overline{D} + \overline{A} \overline{C} D + \overline{B} \overline{C} D$$

$$\overline{F} = \overline{BCD} + \overline{ACD} + \overline{BCD}$$

$$F = (\overline{B} + C + D)(\overline{A} + C + \overline{D})(B + C + \overline{D})$$


■ R.H. Katz Transparency No. 2-49

Gate Logic: Two-Level Simplification

Contemporary Logic Design Two-Level Logic

K-map Example: Don't Cares

Don't Cares can be treated as 1's or 0's if it is advantageous to do so




$$F(A,B,C,D) = \Sigma m(1,3,5,7,9) + \Sigma d(6,12,13)$$

F = w/o don't cares

F = w/don't cares

K-map Example: Don't Cares

Don't Cares can be treated as 1's or 0's if it is advantageous to do so




 $F(A,B,C,D) = \Sigma m(1,3,5,7,9) + \Sigma d(6,12,13)$

F = A'D + B' C' D w/o don't cares

F = C' D + A' D w/don't cares

By treating this DC as a "1", a 2-cube can be formed rather than one 0-cube




■ R.H. Katz Transparency No. 2-51

In PoS form: F = D (A' + C')

Same answer as above, but fewer literals

Gate Logic: Two-Level Simplification

Design Example: Two Bit Comparator




Α	В	С	D	F ₁	F_2	F_3
0	0				0	0
		0	1	0	1	0
		1	0	0	1	0
		1	1	0	1	0
0	1	0	0	0	0	1
		0	1	1	0	0
		1	0	0	1	0
		1	1	0	1	F ₃ 0 0 0 1 0 0 0
1	0	0	0	1 0 0 0 1 0 0 0	0	1 1 0 0
		0	1	0	0	1
		1	0	1	0	0
		1	1	0	1	0
1	1	0	0	0	0	1 1
		0	1	0	0	1
		0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	0	0	1
		1	1	1	0	0


Contemporary Logic Design *Two-Level Logic*


Block Diagram and Truth Table

A 4-Variable K-map for each of the 3 output functions

Design Example: Two Bit Comparator







Contemporary Logic Design


Two-Level Logic


- F1 =
- **F2** =
- **F3**=


■ R.H. Katz Transparency No. 2-53

Gate Logic: Two-Level Simplification

Design Example: Two Bit Comparator







Contemporary Logic Design

Two-Level Logic

F2 = A' B' D + A' C

F3 = B C' D' + A C' + A B D'


(A xnor B) and (C xnor D)

R.H. Katz Transparency No. 2-54

Contemporary Logic Design Two-Level Logic

Gate Logic: Two-Level Simplification

Design Example: Two Bit Adder



Α	В	С	D	X	Υ	Z
0	0		0	0		0
		0	1	0	0	1
		1	0	0	1	0
		1	1	0	1	_1_
0	1	0	0 1 0 1 0 1 0	0	1 0 1 1 0	1
		0	1	0	1	0
		1	0	0	1	1
		1	1	1	0	0
1	0	0	0 1 0	0		0
		0	1	0	1	1
		1	0	1	0	0
		1	1	1	0	1
1	1	0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1	1 0 1 0 1	0 0 0 0 0 0 0 1 0 0 1 1 1 0	1 0 0 1 0 0	Z 0 1 0 1 1 0 0 0 1 0 0 1 0 1 0 1 0 0 1 0
		0	1	1	0	0
		1	0	1	0	1
		1	1	1	1	0


Block Diagram and Truth Table


A 4-variable K-map for each of the 3 output functions


■ R.H. Katz Transparency No. 2-55

Gate Logic: Two-Level Simplification

Design Example (Continued)







Contemporary Logic Design

Two-Level Logic

X =


Z =


Y =


Contemporary Logic Design Two-Level Logic

Gate Logic: Two-Level Simplification

Design Example (Continued)







 $\boldsymbol{X} = \boldsymbol{A} \; \boldsymbol{C} \; + \; \boldsymbol{B} \; \boldsymbol{C} \; \boldsymbol{D} \; + \; \boldsymbol{A} \; \boldsymbol{B} \; \boldsymbol{D}$

1's on diagonal suggest XOR: Y K-Map not minimal as drawn

Z = B D' + B' D = B xor D


Y = A' B' C + A B' C' + A' B C' D + A' B C D' + A B C' D' + A B C D

= B' (A xor C) + A' B (C xor D) + A B (C xnor D)

= B' (A xor C) + B (A xor C xor D)


gate count reduced if XOR available

R.H. Katz Transparency No. 2-57





Contemporary Logic Design Two-Level Logic

Design Example: BCD Increment By 1



\ AB								
	С		00	01	11	10	1	
		00	0	1	Х	0		
Χ		01	0	1	Х	0		D
	_	11	1	0	Х	Х		
С	10	0	1	Х	Х			
В								






$$W =$$


$$Y =$$


■ n R.H. Katz Transparency No. 2-59


Gate Logic: Two-Level Simplification

Contemporary Logic Design *Two-Level Logic*









$$\boldsymbol{W} = \boldsymbol{B} \; \boldsymbol{C} \; \boldsymbol{D} \; + \; \boldsymbol{A} \; \boldsymbol{D'}$$

$$\boldsymbol{Y} = \boldsymbol{A'} \; \boldsymbol{C'} \; \boldsymbol{D} \; + \; \boldsymbol{C} \; \boldsymbol{D'}$$

$$\boldsymbol{X} = \boldsymbol{B} \; \boldsymbol{C'} \; + \; \boldsymbol{B} \; \boldsymbol{D'} \; + \; \boldsymbol{B'} \; \boldsymbol{C} \; \boldsymbol{D}$$

$$\boldsymbol{Z}=\boldsymbol{D'}$$

Definition of Terms

implicant single element of the ON-set or any group of elements that can be combined together in a K-map

prime implicant implicant that cannot be combined with another implicant to eliminate a term

essential prime implicant if an element of the ON-set is covered by a single prime implicant, it is an essential prime

Objective:

grow implicants into prime implicants

cover the ON-set with as few prime implicants as possible


essential primes participate in ALL possible covers

_■ Ϡ R.H. Katz Transparency No. 2-61

Gate Logic: Two Level Simplication

Contemporary Logic Design
Two-Level Logic

Examples to Illustrate Terms




6 Prime Implicants:

A' B' D, B C', A C, A' C' D, A B, B' C D

essential

Minimum cover = B C' + A C + A' B' D




5 Prime Implicants:

B D, A B C', A C D, A' B C, A' C' D

essential

Essential implicants form minimum cover

More Examples



Prime Implicants:

B D, C D, A C, B' C essential

Essential primes form the minimum cover

a R.H. Katz Transparency No. 2-63

Gate Logic: Two-Level Simplification

Contemporary Logic Design Two-Level Logic

Algorithm: Minimum Sum of Products Expression from a K-Map

- Step 1: Choose an element of ON-set not already covered by an implicant
- Step 2: Find "maximal" groupings of 1's and X's adjacent to that element. Remember to consider top/bottom row, left/right column, and corner adjacencies. This forms *prime implicants* (always a power of 2 number of elements).


Repeat Steps 1 and 2 to find all prime implicants

- Step 3: Revisit the 1's elements in the K-map. If covered by single prime implicant, it is essential, and participates in final cover. The 1's it covers do not need to be revisited
- Step 4: If there remain 1's not covered by essential prime implicants, then select the smallest number of prime implicants that cover the remaining 1's

Contemporary Logic Design Two-Level Logic

Gate Logic: Two Level Simplification

Example: (A,B,C,D) = m(4,5,6,8,9,10,13) + d(0,7,15)




Initial K-map


■ n R.H. Katz Transparency No. 2-65

Gate Logic: Two Level Simplification

Example: (A,B,C,D) = m(4,5,6,8,9,10,13) + d(0,7,15)



Initial K-map





Primes around A' B C' D'


Contemporary Logic Design Two-Level Logic

Contemporary Logic Design Two-Level Logic

Example: (A,B,C,D) = m(4,5,6,8,9,10,13) + d(0,7,15)







Initial K₋map


Primes around A' B C' D'

Primes around A B C' D

_■ າ₃ R.H. Katz Transparency No. 2-67

Gate Logic: Two-Level Simplification

Example Continued




Primes around A B C' D


Contemporary Logic Design Two-Level Logic

Contemporary Logic Design Two-Level Logic

Gate Logic: Two-Level Simplification

Example Continued






Primes around A B C' D


Primes around A B' C' D'

R.H. Katz Transparency No. 2-69

Gate Logic: Two-Level Simplification


Example Continued





Contemporary Logic Design Two-Level Logic

Primes around A B' C' D'




Essential Primes with Min Cover


Primes around


ABC'D

5-Variable K-maps



Contemporary Logic Design Two-Level Logic






 $(A,B,C,D,E) = \Sigma m(2,5,7,8,10,\\ 13,15,17,19,21,23,24,29\ 31)$


🛓 🤋 R.H. Katz Transparency No. 2-71

Gate Logic: Two-Level Simplification

5-Variable K-maps




Contemporary Logic Design Two-Level Logic



 $(A,B,C,D,E) = \Sigma m(2,5,7,8,10,\\ 13,15,17,19,21,23,24,29\,31)$

= C E + A B' E + B C' D' E' + A' C' D E'

6- Variable K-Maps




(A,B,C,D,E,F) = Σ m(2,8,10,18,24, 26,34,37,42,45,50, 53,58,61)

Two-Level Logic AB=00 AB=01 EF AB=11 EF 01 AB=10

Contemporary Logic Design

Gate Logic: Two Level Simplification

6- Variable K-Maps




 $(\boldsymbol{A},\boldsymbol{B},\boldsymbol{C},\boldsymbol{D},\boldsymbol{E},\boldsymbol{F}) =$ Σ m(2,8,10,18,24, 26,34,37,42,45,50, 53,58,61) = D' E F' + A D E' F

+ A' C D' F'

Contemporary Logic Design Two-Level Logic

■ R.H. Katz Transparency No. 2-73



🛓 🤋 R.H. Katz Transparency No. 2-74

Gate Logic: CAD Tools for Simplification

Quine-McCluskey Method

Tabular method to systematically find all prime implicants

 $(A,B,C,D) = \Sigma m(4,5,6,8,9,10,13) + \Sigma d(0,7,15)$

Stage 1: Find all prime implicants

Step 1: Fill Column 1 with ON-set and DC-set minterm indices. Group by number of 1's.

Implication Table			
Column I			
0000			
0100			
1000			
0101			
0110			
1001			
1010			
0111			
1101			
1111			

■ n R.H. Katz Transparency No. 2-75

Gate Logic CAD Tools for Simplification

Contemporary Logic Design
Two-Level Logic

Quine-McCluskey Method

Tabular method to systematically find all prime implicants

 $(A,B,C,D) = \Sigma m(4,5,6,8,9,10,13) + \Sigma d(0,7,15)$

Stage 1: Find all prime implicants

Step 1: Fill Column 1 with ON-set and DC-set minterm indices. Group by number of 1's.

Step 2: Apply Uniting Theorem—
Compare elements of group w/
N 1's against those with N+1 1's.
Differ by one bit implies adjacent.
Eliminate variable and place in next column.

E.g., 0000 vs. 0100 yields 0-00 0000 vs. 1000 yields -000

When used in a combination, mark with a check. If cannot be combined, mark with a star. These are the prime implicants.

Implication Table					
Column I	Column II				
0000	0-00				
	-000				
0100					
1000	010-				
	01-0				
0101	100-				
0110	10-0				
1001					
1010	01-1				
	-101				
0111	011-				
1101	1-01				
1111	-111				
	11-1				

Repeat until no further combinations can be made.

n R.H. Katz Transparency No. 2-76

Contemporary Logic Design

Two-Level Logic

Gate Logic: CAD Tools for Simplification

Quine-McCluskey Method

Tabular method to systematically find all prime implicants

 $(A,B,C,D) = \Sigma m(4,5,6,8,9,10,13) + \Sigma d(0,7,15)$

Stage 1: Find all prime implicants

Step 1: Fill Column 1 with ON-set and DC-set minterm indices. Group by number of 1's.

Step 2: Apply Uniting Theorem— Compare elements of group w/ N 1's against those with N+1 1's. Differ by one bit implies adjacent Eliminate variable and place in next column.

> E.g., 0000 vs. 0100 yields 0-00 0000 vs. 1000 yields -000


When used in a combination. mark with a check. If cannot be combined, mark with a star. These are the prime implicants.

Implication Table						
Column I	Column II	Column III				
0000	0-00 * -000 *	01 *				
0100		-1-1 *				
1000	010- ¦ 01-0 ¦					
0101	100- *					
0110 1001	10-0 *					
1010	01-1 ¦ -101 ¦					
0111 1101	011- ¦ 1-01					
1101	1-01					
1111	-111 ¦ 11-1 ¦					

Repeat until no further combinations can be made. ■ ា R.H. Katz Transparency No. 2-77

Gate Logic: CAD Tools for Simplification

Quine-McCluskey Method Continued



Prime Implicants:

-000 = B' C' D' 0-00 = A' C' D'


100- = A B' C' 10-0 = A B' D'

1-01 = A C' D 01--- A' B

-1-1 = B D

Gate Logic: CAD Tools for Simplification

Quine-McCluskey Method Continued



Prime Implicants:

0-00 = A' C' D' -000 = B' C' D'

100- = A B' C' 10-0 = A B' D'

1-01 = A C' D 01-- = A' B

-1-1 = B D

Stage 2: find smallest set of prime implicants that cover the ON-set recall that essential prime implicants must be in all covers another tabular method—the prime implicant chart

■ n R.H. Katz Transparency No. 2-79

Gate Logic: CAD Tools for Simplification Prime Implicant Chart

rows = prime implicants columns = ON-set elements place an "X" if ON-set element is covered by the prime implicant

х

5,7,13,15 (-1-1)

Contemporary Logic Design Two-Level Logic

Contemporary Logic Design Two-Level Logic

Gate Logic: CAD Tools for Simplification

Prime Implicant Chart


	4	5	6	8	9	10	13
0,4 (0-00)	X						
0,8 (-000)				Х			
8,9 (100-)				X	x		
8,10 (10-0)				х		х	
9,13 (1-01)					x		x
4,5,6,7 (01–)	x	х	х				.,
5,7,13,15 (-1-1)		х					х

rows = prime implicants columns = ON-set elements place an "X" if ON-set element is covered by the prime implicant If column has a single X, than the implicant associated with the row is essential. It must appear in minimum cover

្ន 🤋 R.H. Katz Transparency No. 2-81

Gate Logic: CAD Tools for Simplification

Prime Implicant Chart (Continued)




Eliminate all columns covered by essential primes


Contemporary Logic Design Two-Level Logic

Contemporary Logic Design Two Level Logic

Gate Logic CAD Tools for Simplification

Prime Implicant Chart (Continued)





Eliminate all columns covered by essential primes

Find minimum set of rows that cover the remaining columns

= A B' D' + A C' D + A' B

🛓 ធ R.H. Katz Transparency No. 2-83

Gate Logic: CAD Tools for Simplification

Contemporary Logic Design Two Level Logic

ESPRESSO Method

Problem with Quine-McCluskey: the number of prime implicants grows rapidly with the number of inputs

upper bound: 3 h, where n is the number of inputs

finding a minimum cover is NP-complete, i.e., a computational expensive process not likely to yield to any efficient algorithm

Espresso: trades solution speed for minimality of answer

don't generate *all* prime implicants (Quine-McCluskey Stage 1)

judiciously select a subset of primes that still covers the ON-set

operates in a fashion not unlike a human finding primes in a K-map

Gate Logic: CAD Tools for Simplification

Espresso Method: Overview

- Expands implicants to their maximum size Implicants covered by an expanded implicant are removed from further consideration Quality of result depends on order of implicant expansion Heuristic methods used to determine order Step is called EXPAND
- 2. Irredundant cover (i.e., no proper subset is also a cover) is extracted from the expanded primes

 Just like the Quine-McCluskey Prime Implicant Chart

 Step is called IRREDUNDANT COVER
- 3. Solution usually pretty good, but sometimes can be improved Might exist another cover with fewer terms or fewer literals Shrink prime implicants to smallest size that still covers ON-set Step is called REDUCE
- 4. Repeat sequence REDUCE/EXPAND/IRREDUNDANT COVER to find alternative prime implicants
 Keep doing this as long as new covers improve on last solution
- 5. A number of optimizations are tried, e.g., identify and remove essential primes early in the process

■ n R.H. Katz Transparency No. 2-85

Gate Logic: CAD Tools for Simplification

Espresso Inputs and Outputs

 $(\pmb{A}, \pmb{B}, \pmb{C}, \pmb{D}) = \pmb{m(4,5,6,8,9,10,13)} \ + \pmb{d(0,7,15)}$

Contemporary Logic Design *Two-Level Logic*

Espresso Input

Espresso Output


ioprococ inipi	<u> </u>	LSPIESSO OU
i 4 o 1 ilb a b c d ob f p 10 0100 1 0110 1 1000 1 1001 1 1010 1 1101 1 0000 - 0111 - 1111 - e	# inputs# outputs input names output name number of product terms A'BC'D' A'BCD' AB'C'D' AB'C'D AB'C'D AB'CD' ABC'D A'BC'D A'BC'D A'BC'D don't care A'BCD don't care ABCD don't care end of list	i 4 o 1 ilb a b c d ob f p 3 1-01 1 10-0 1 01 1

= A C' D + A B' D' + A' B

Gate Logic: CAD Tools for Simplification

Contemporary Logic Design Two-Level Logic

Espresso: Why Iterate on Reduce, Irredundant Cover, Expand?



√ AB 00 01 11 10 CD 0 0 00 1 1 1 1 01 D 0 0 1 11 1 С 10 1 1 1 1 В

Initial Set of Primes found by Steps1 and 2 of the Espresso Method

4 primes, irredundant cover, but not a minimal cover:

Result of REDUCE: Shrink primes while still covering the ON-set


Choice of order in which to perform shrink is important

🕳 n R.H. Katz Transparency No. 2-87

Gate Logic: CAD Tools for Simplification

Contemporary Logic Design
Two-Level Logic

Espresso Iteration (Continued)



Α √ AB 00 11 01 10 CD) 00 1 0 0 1 01 1 1 D 11 0 1 1 С 10 1 В

Second EXPAND generates a different set of prime implicants

IRREDUNDANT COVER found by final step of espresso

Only three prime implicants:

Contemporary Logic Design Two-Level Logic

Two-Level Logic: Summary

Primitive logic building blocks
INVERTER, AND, OR, NAND, NOR, XOR, XNOR

Canonical Forms

Sum of Products, Products of Sums

Incompletely specified functions/don't cares

Logic Minimization

Goal: two-level logic realizations with fewest gates and fewest number of gate inputs

Obtained via Laws and Theorems of Boolean Algebra

- or Boolean Cubes and the Uniting Theorem
- or K-map Methods up to 6 variables
- or Quine-McCluskey Algorithm
- or Espresso CAD Tool

■ n R.H. Katz Transparency No. 2-89