

- 5. Please answer the following questions and submit (in PDF format) to ClassDeeDee on Friday before 23:59 (midnight).
 - 1. Please draw a schematic representing the logical blocks of both shiftA and shiftB in exercise 4.
 - 2. What is the difference between blocking and non-blocking assignments?
 - 3. Is it possible to apply parameters to the design in exercise 4 to create shiftRegister with any number of bits? If Yes, please explain how.





```
2) blocking :-นิยมใช้กับ Combinational logic
-อาจทำให้เกิก race condition
-ลำกับในกร assign ก่ามัยล
non-blocking:-นิยมใช้กับ Sequential logic
-ลามหถางองกันกระกิด race condition
-ลำกับในกร assign ค่าไม่มีเล
```

າງ ກາໄດ້ໂດຍກາງໃສ່ module parameter [[p:ກາງງານໂດຍກາງ ນຳຄຳຕັ້ງ] ກ່ ດ ດ ດ ການ ມາ assign ໃສ່ຄຳກັ່ງ ດ ດ ກາງ module nBitshift #(parameter n=2) (q,clock,d);

output [n-1:0] q;
input clock, d;
reg [n-1:0] q;
always @ (posedge clock)
begin
q <= {q[n-2:0], d};
end
endmodule

nBitshift #(16) c1 (qc,clock,d);