


## HW classes



## HW classes


Op-Amp Diodes Transistors Embedded sys

Semiconductor (PN junctions) Physics


OS Embedded sys Embedded Systems Embedded sys Computers (PCs, Notebooks) / Com Sys IOT Arch Microprocessors (Microcontrollers) FPGA, ASIC Embedded sys ISAmbedded sys Microarchitecture Com Sys Arch ALU Control Unit Dig Com Logic Registers Combinational Sequential Dig Com Logic Logic Logic Dig Com Logic gates (AND, OR, NOT) Memory Logic / Embedded sys

SW

# Contemporary logic design 1st edition cover



## Contemporary logic design 2nd edition cover



I - Introduction

## Why study logic design?

#### Obvious reasons

- this course is part of the CS/CompE requirements
- it is the implementation basis for all modern computing devices
  - building large things from small components
  - provide a model of how a computer works

### More important reasons

- the inherent parallelism in hardware is often our first exposure to parallel computation
- it offers an interesting counterpoint to software design and is therefore useful in furthering our understanding of computation, in general

I - Introduction

5

## What will we learn in this class?

- The language of logic design
  - Boolean algebra, logic minimization, state, timing, CAD tools
- The concept of state in digital systems
  - analogous to variables and program counters in software systems
- Contrast with software design
  - sequential and parallel implementations
  - specify algorithm as well as computing/storage resources it will use

I - Introduction

© Copyright 2004, Gaetano Borriello and Randy H. Katz

7

## Applications of logic design

- Conventional computer design
  - CPUs, busses, peripherals
- Networking and communications
  - phones, modems, routers
- Embedded products
  - in cars, toys, appliances, entertainment devices
- Scientific equipment
  - testing, sensing, reporting
- The world of computing is much much bigger than just PCs!

## A quick history lesson

- 1850: George Boole invents Boolean algebra
  - maps logical propositions to symbols
  - permits manipulation of logic statements using mathematics
- 1938: Claude Shannon links Boolean algebra to switches
  - his Masters' thesis
- 1945: John von Neumann develops the first stored program computer
  - its switching elements are vacuum tubes (a big advance from relays)
- 1946: ENIAC . . . The world's first completely electronic computer
  - 18,000 vacuum tubes
  - several hundred multiplications per minute
- 1947: Shockley, Brittain, and Bardeen invent the transistor
  - replaces vacuum tubes
  - enable integration of multiple devices into one package
  - gateway to modern electronics

I - Introduction

© Copyright 2004, Gaetano Borriello and Randy H. Katz


9

## What is logic design?

- What is design?
  - given a specification of a problem, come up with a way of solving it choosing appropriately from a collection of available components
  - while meeting some criteria for size, cost, power, beauty, elegance, etc.
- What is logic design?
  - determining the collection of digital logic components to perform a specified control and/or data manipulation and/or communication function and the interconnections between them
  - which logic components to choose? there are many implementation technologies (e.g., off-the-shelf fixed-function components, programmable devices, transistors on a chip, etc.)
  - the design may need to be optimized and/or transformed to meet design constraints

## What is digital hardware?

- Collection of devices that sense and/or control wires that carry a digital value (i.e., a physical quantity that can be interpreted as a "0" or "1")
  - example: digital logic where voltage < 0.8v is a "0" and > 2.0v is a "1"
  - example: pair of transmission wires where a "0" or "1" is distinguished by which wire has a higher voltage (differential)
  - example: orientation of magnetization signifies a "0" or a "1"
- Primitive digital hardware devices
  - logic computation devices (sense and drive)
    - are two wires both "1" make another be "1" (AND)
    - is at least one of two wires "1" make another be "1" (OR)
    - is a wire "1" then make another be "0" (NOT)
  - memory devices (store)
    - store a value
    - recall a previously stored value



I - Introduction

© Copyright 2004, Gaetano Borriello and Randy Sense

## What is happening now in digital design?

- Important trends in how industry does hardware design
  - larger and larger designs
  - shorter and shorter time to market
  - cheaper and cheaper products
- Scale
  - pervasive use of computer-aided design tools over hand methods
  - multiple levels of design representation
- Time
  - emphasis on abstract design representations
  - programmable rather than fixed function components
  - automatic synthesis techniques
  - importance of sound design methodologies
- Cost
  - higher levels of integration
  - use of simulation to debug designs
  - simulate and verify before you build

## Computation: abstract vs. implementation

- Up to now, computation has been a mental exercise (paper, programs)
- This class is about physically implementing computation using physical devices that use voltages to represent logical values
- Basic units of computation are:

□ representation: "0", "1" on a wire

set of wires (e.g., for binary ints)

 $\Box$  assignment: x = y

□ data operations: x + y - 5

control:

sequential statements: A; B; C

conditionals: if x == 1 then y for (i = 1; i == 10, i++)

procedures: A; proc(...); B;

 We will study how each of these are implemented in hardware and composed into computational structures


I - Introduction

© Copyright 2004, Gaetano Borriello and Randy H. Katz


13

# Switches: basic element of physical implementations

Implementing a simple circuit (arrow shows action if wire changes to "1"):



close switch (if A is "1" or asserted) and turn on light bulb (Z)





open switch (if A is "0" or unasserted) and turn off light bulb (Z)

 $Z \equiv A$ 

## Switches (cont'd)

Compose switches into more complex ones (Boolean functions):





I - Introduction

© Copyright 2004, Gaetano Borriello and Randy H. Katz


15

## Switching networks

- Switch settings
  - determine whether or not a conducting path exists to light the light bulb
- To build larger computations
  - use a light bulb (output of the network) to set other switches (inputs to another network).
- Connect together switching networks
  - to construct larger switching networks, i.e., there is a way to connect outputs of one network to the inputs of the next.

## Relay networks

- A simple way to convert between conducting paths and switch settings is to use (electro-mechanical) relays.
- What is a relay?



current flowing through coil magnetizes core and causes normally closed (nc) contact to be pulled open

when no current flows, the spring of the contact returns it to its normal position

What determines the switching speed of a relay network?

I - Introduction

© Copyright 2004, Gaetano Borriello and Randy H. Katz


17

### Transistor networks


- Relays aren't used much anymore
  - some traffic light controllers are still electro-mechanical
- Modern digital systems are designed in CMOS technology
  - MOS stands for Metal-Oxide on Semiconductor
  - C is for complementary because there are both normally-open and normally-closed switches
- MOS transistors act as voltage-controlled switches
  - similar, though easier to work with than relays.

## MOS transistors

- MOS transistors have three terminals: drain, gate, and source
  - they act as switches in the following way: if the voltage on the gate terminal is (some amount) higher/lower than the source terminal then a conducting path will be established between the drain and source terminals



n-channel
open when voltage at G is low
closes when:
voltage(G) > voltage (S) + ε




p-channel closed when voltage at G is low opens when:  $voltage(G) < voltage(S) - \varepsilon$ 

I - Introduction


© Copyright 2004, Gaetano Borriello and Randy H. Katz

19


### MOS networks



what is the relationship between x and y?



## Two input networks



I - Introduction

 $\ensuremath{\mathbb{C}}$  Copyright 2004, Gaetano Borriello and Randy H. Katz

21

## Speed of MOS networks

- What influences the speed of CMOS networks?
  - charging and discharging of voltages on wires and gates of transistors
- Capacitors hold charge
  - capacitance is at gates of transistors and wire material
- Resistors slow movement of electrons
  - resistance mostly due to transistors

## Representation of digital designs

- Physical devices (transistors, relays)
- Switches `
- Truth tables
- Boolean algebra
- Gates
- Waveforms
- Finite state behavior
- Register-transfer behavior.
- Concurrent abstract specifications

I - Introduction

© Copyright 2004, Gaetano Borriello and Randy H. Katz

23

scope of CSE 370

## Digital vs. analog

- Convenient to think of digital systems as having only discrete, digital, input/output values
- In reality, real electronic components exhibit continuous, analog, behavior
- Why do we make the digital abstraction anyway?
  - switches operate this way
  - easier to think about a small number of discrete values
- Why does it work?
  - does not propagate small errors in values
  - always resets to 0 or 1

## Mapping from physical world to binary world

Technology	State 0	State 1
Relay logic CMOS logic Transistor transistor logic (TTL) Fiber Optics Dynamic RAM Nonvolatile memory (erasable) Programmable ROM Bubble memory Magnetic disk	Circuit Open 0.0-1.0 volts 0.0-0.8 volts Light off Discharged capacitor Trapped electrons Fuse blown No magnetic bubble No flux reversal	Circuit Closed 2.0-3.0 volts 2.0-5.0 volts Light on Charged capacitor No trapped electrons Fuse intact Bubble present Flux reversal
Compact disc	No pit	Pit


I - Introduction

© Copyright 2004, Gaetano Borriello and Randy H. Katz

25

## Combinational vs. sequential digital circuits


A simple model of a digital system is a unit with inputs and outputs:



- Combinational means "memory-less"
  - a digital circuit is combinational if its output values only depend on its input values

## Combinational logic symbols

- Common combinational logic systems have standard symbols called logic gates
  - Buffer, NOT



I - Introduction

© Copyright 2004, Gaetano Borriello and Randy H. Katz

27

## Sequential logic

- Sequential systems
  - exhibit behaviors (output values) that depend not only on the current input values, but also on previous input values
- In reality, all real circuits are sequential
  - because the outputs do not change instantaneously after an input change
  - why not, and why is it then sequential?
- A fundamental abstraction of digital design is to reason (mostly) about steady-state behaviors
  - look at the outputs only after sufficient time has elapsed for the system to make its required changes and settle down

## Synchronous sequential digital systems

- Outputs of a combinational circuit depend only on current inputs
  - after sufficient time has elapsed
- Sequential circuits have memory
  - even after waiting for the transient activity to finish
- The steady-state abstraction is so useful that most designers use a form of it when constructing sequential circuits:
  - the memory of a system is represented as its state
  - changes in system state are only allowed to occur at specific times controlled by an external periodic clock
  - the clock period is the time that elapses between state changes it must be sufficiently long so that the system reaches a steady-state before the next state change at the end of the period


I - Introduction

© Copyright 2004, Gaetano Borriello and Randy H. Katz

29

## Example of combinational and sequential logic

- Combinational:
  - input A, B
  - wait for clock edge
  - observe C
  - wait for another clock edge
  - observe C again: will stay the same
- Sequential:
  - input A, B
  - wait for clock edge
  - observe C
  - wait for another clock edge
  - observe C again: may be different



## Abstractions

- Some we've seen already
  - digital interpretation of analog values
  - transistors as switches
  - switches as logic gates
  - use of a clock to realize a synchronous sequential circuit
- Some others we will see
  - truth tables and Boolean algebra to represent combinational logic
  - encoding of signals with more than two logical values into binary form
  - state diagrams to represent sequential logic
  - hardware description languages to represent digital logic
  - waveforms to represent temporal behavior

I - Introduction

© Copyright 2004, Gaetano Borriello and Randy H. Katz

31

## An example

- Calendar subsystem: number of days in a month (to control watch display)
  - used in controlling the display of a wrist-watch LCD screen
  - inputs: month, leap year flag
  - outputs: number of days

## Implementation in software

I - Introduction

© Copyright 2004, Gaetano Borriello and Randy H. Katz

33


# Implementation as a combinational digital system

### Encoding:

- how many bits for each input/output?
- binary number for month
- four wires for 28, 29, 30, and 31

#### Behavior:

- combinational
- truth table specification



month	leap	d28	d29	d30	d31
0000	_ `	_	_	_	_
0001	_	0	0	0	1
0010	0	1	0	0	0
0010	1	0	1	0	0
0011	_	0	0	0	1
0100	_	0	0	1	0
0101	_	0	0	0	1
0110	_	0	0	1	0
0111	_	0	0	0	1
1000	_	0	0	0	1
1001	_	0	0	1	0
1010	_	0	0	0	1
1011	_	0	0	1	0
1100	_	0	0	0	1
1101	_	_	_	_	_
111-	_	_	_	_	_

## Combinational example (cont'd)

- Truth-table to logic to switches to gates
  - d28 = 1 when month=0010 and leap=0 symbol for not
  - □ d28 = m8'•m4'•m2•m1'•leap'
  - □ d31 = 1 when month=0001 or month=0011 or ... month=1100
  - □  $d31 = (m8' \cdot m4' \cdot m2' \cdot m1) + (m8' \cdot m4' \cdot m2 \cdot m1) + ...$  $(m8 \cdot m4 \cdot m2' \cdot m1') / \uparrow$
  - symbol symbol for or

montn	ıеар	a28	<u>a29</u>	<u>a30</u>	<u>a31</u>
0001	-	0	0	0	1
0010	0	1	0	0	0
0010	1	0	1	0	0
0011	_	0	0	0	1
0100	-	0	0	1	0
		0	^	_	
1100	_	0	0	0	T
1101	-	_	-	-	_
111–	_	_	_	_	-
0000	_	_	_	_	-


I - Introduction


© Copyright 2004, Gaetano Borriello and Randy H. Katz

35

## Combinational example (cont'd)

- d28 = m8'•m4'•m2•m1'•leap'
- d29 = m8'•m4'•m2•m1'•leap





## Activity

How much can we simplify d31?

What if we started the months with 0 instead of 1?
 (i.e., January is 0000 and December is 1011)


I - Introduction


© Copyright 2004, Gaetano Borriello and Randy H. Katz

37

## Combinational example (cont'd)

- d28 = m8'•m4'•m2•m1'•leap'
- d29 = m8'•m4'•m2•m1'•leap
- $d30 = (m8' \cdot m4 \cdot m2' \cdot m1') + (m8' \cdot m4 \cdot m2 \cdot m1') + (m8 \cdot m4' \cdot m2' \cdot m1) + (m8 \cdot m4' \cdot m2 \cdot m1)$





## Another example

- Door combination lock:
  - punch in 3 values in sequence and the door opens; if there is an error the lock must be reset; once the door opens the lock must be reset
  - inputs: sequence of input values, reset
  - outputs: door open/close
  - memory: must remember combination or always have it available as an input

I - Introduction

© Copyright 2004, Gaetano Borriello and Randy H. Katz

39

## Implementation in software

```
integer combination_lock ( ) {
   integer v1, v2, v3;
   integer error = 0;
   static integer c[3] = 3, 4, 2;

   while (!new_value( ));
   v1 = read_value( );
   if (v1 != c[1]) then error = 1;

   while (!new_value( ));
   v2 = read_value( );
   if (v2 != c[2]) then error = 1;

   while (!new_value( ));
   v3 = read_value( );
   if (v2 != c[3]) then error = 1;

   if (error == 1) then return(0); else return (1);
}
```


## Implementation as a sequential digital system

### Encoding:

- how many bits per input value?
- how many values in sequence?
- how do we know a new input value is entered?
- how do we represent the states of the system?

#### Behavior:

- clock wire tells us when it's ok to look at inputs (i.e., they have settled after change)
- sequential: sequence of values must be entered
- sequential: remember if an error occurred
- finite-state specification




I - Introduction

© Copyright 2004, Gaetano Borriello and Randy H. Katz

41

# Sequential example (cont'd): abstract control


- Finite-state diagram
  - states: 5 states
    - represent point in execution of machine
    - each state has outputs
  - transitions: 6 from state to state, 5 self transitions, 1 global



# Sequential example (cont'd): data-path vs. control

- Internal structure
  - data-path
    - storage for combination
    - comparators

- control
  - finite-state machine controller
  - control for data-path
  - state changes controlled by clock




I - Introduction

© Copyright 2004, Gaetano Borriello and Randy H. Katz

43

# Sequential example (cont'd): finite-state machine


- Finite-state machine
  - refine state diagram to include internal structure



# Sequential example (cont'd): finite-state machine

#### Finite-state machine

generate state table (much like a truth-table)



				next		
 reset	new	equal	state	state	mux	open/closed
1	_	_	-	S1	C1	closed
0	0	-	S1	S1	C1	closed
0	1	0	S1	ERR	-	closed
0	1	1	S1	S2	C2	closed
0	0	_	S2	S2	C2	closed
0	1	0	S2	ERR	_	closed
0	1	1	S2	S3	C3	closed
0	0	-	S3	S3	C3	closed
0	1	0	S3	ERR	-	closed
0	1	1	S3	OPEN	_	open
0	-	-	OPEN	OPEN	-	open
0	_	_	ERR	ERR	_	closed
			Į.	J. Committee of the com		

I - Introduction

© Copyright 2004, Gaetano Borriello and Randy H. Katz

45

# Sequential example (cont'd): encoding

### Encode state table

- state can be: S1, S2, S3, OPEN, or ERR
  - needs at least 3 bits to encode: 000, 001, 010, 011, 100
  - and as many as 5: 00001, 00010, 00100, 01000, 10000
  - choose 4 bits: 0001, 0010, 0100, 1000, 0000
- output mux can be: C1, C2, or C3
  - needs 2 to 3 bits to encode
  - choose 3 bits: 001, 010, 100
- output open/closed can be: open or closed
  - needs 1 or 2 bits to encode
  - choose 1 bits: 1, 0

# Sequential example (cont'd): encoding

- Encode state table
  - □ state can be: S1, S2, S3, OPEN, or ERR
    - choose 4 bits: 0001, 0010, 0100, 1000, 0000
  - output mux can be: C1, C2, or C3
    - choose 3 bits: 001, 010, 100
  - output open/closed can be: open or closed
    - choose 1 bits: 1, 0

				next			
reset	new	equal	state	state	mux	open/c	closed
1	-	_	_	0001	001	0	
0	0	_	0001	0001	001	0	
0	1	0	0001	0000	_	0	good choice of encoding!
0	1	1	0001	0010	010	0	gera energe en energenige
0	0	_	0010	0010	010	0	mux is identical to
0	1	0	0010	0000	_	0	last 3 bits of state
0	1	1	0010	0100	100	0	idse 5 bits of state
0	0	_	0100	0100	100	0	open/closed is
0	1	0	0100	0000	_	0	identical to first bit
0	1	1	0100	1000	_	1	of state
0	_	_	1000	1000	_	1	or state
0	_	-	0000	0000	_	0	

I - Introduction

© Copyright 2004, Gaetano Borriello and Randy H. Katz


47

## Activity

 Have lock always wait for 3 key presses exactly before making a decision

# Sequential example (cont'd): controller implementation

Implementation of the controller




I - Introduction

© Copyright 2004, Gaetano Borriello and Randy H. Katz

49

## Design hierarchy



## Summary

- That was what the entire course is about
  - converting solutions to problems into combinational and sequential networks effectively organizing the design hierarchically
  - doing so with a modern set of design tools that lets us handle large designs effectively
  - taking advantage of optimization opportunities
- Now lets do it again
  - this time we'll take nine weeks instead of one

I - Introduction

© Copyright 2004, Gaetano Borriello and Randy H. Katz


51

**Contemporary Logic Design** 


#### **Digital Hardware Systems**

#### Digital Systems

**Digital vs. Analog Waveforms** 



Digital: only assumes discrete values



Introduction

Analog: values vary over a broad range continuously

я R.H. Katz Transparency No. 1-52

#### **Digital Hardware Systems**

Advantages of Digital Systems

Analog systems: slight error in input yields large error in output

Digital systems more accurate and reliable Readily available as self-contained, easy to cascade building blocks

Computers use digital circuits internally

Interface circuits (i.e., sensors & actuators) often analog

This course is about logic design, not system design (processor architecture), not circuit design (transistor level)

n R.H. Katz Transparency No. 1-53


#### **Digital Hardware Systems**

Contemporary Logic Design Introduction

The Real World

Physical electronic components are continuous, not discrete!

These are the building blocks of all digital components!



Transition from logic 1 to logic 0 does not take place instantaneously in real digital systems

Intermediate values may be visible for an instant

Boolean algebra useful for describing the steady state behavior of digital systems

Be aware of the dynamic, time varying behavior too!

#### **Digital Hardware Systems**

#### Digital Circuit Technologies

Integrated circuit technology

choice of conducting, non-conducting, sometimes conducting ("semiconductor") materials

whether or not their interaction allows electrons to flow forms the basis for electrically controlled switches

#### Main technologies

MOS: Metal-Oxide-Silicon

**Bipolar** 


Transistor-Transistor Logic Emitter Coupled Logic

R.H. Katz Transparency No. 1-55

## **Digital Hardware Systems**

Contemporary Logic Design Introduction

Circuit that implements logical negation (NOT)



1 at input yields 0 at output 0 at input yields 1 at output

Inverter behavior as a function of input voltage input ramps from 0V to 5V output holds at 5V for some range of small input voltages then changes rapidly, but not instantaneously!

remember distinction between steady state and dynamic behavior

#### **Representations of a Digital Design**

**Truth Tables** 

tabulate all possible input combinations and their associated output values

Example: half adder adds two binary digits to form Sum and Carry

Α	В	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1
	0	0 0 0 1	0 0 0 0 1 1 1 0 1

NOTE: 1 plus 1 is 0 with a carry of 1 in binary

Example: full adder adds two binary digits and Carry in to form Sum and Carry Out

Α	В	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

ո R.H. Katz Transparency No. 1-57

Introduction

**Contemporary Logic Design** 

### Representations of a Digital Design

Boolean Algebra

values: 0, 1

variables: A, B, C, . . ., X, Y, Z operations: NOT, AND, OR, . . .

NOT X is written as  $\overline{X}$ 

X AND Y is written as X & Y, or sometimes X Y

X OR Y is written as X + Y

### Deriving Boolean equations from truth tables:

Α	В	Sum Carry
0	0	0 0
0	1	1 0
1	0	1 0
1	1	0 1

 $Sum = \overline{A}B + A\overline{B}$ 

OR'd together *product* terms for each truth table row where the function is 1

if input variable is 0, it appears in complemented form; if 1, it appears uncomplemented

Carry = A B

Representations of a Digital Design: Boolean Algebra Introduction

#### Another example:

Α	В	Cin	Sum Cout Sum = $\overline{A} \overline{B} Cin + \overline{A} \overline{B} \overline{Cin} + \overline{A} \overline{B} \overline{Cin} + \overline{A} \overline{B} \overline{Cin} + \overline{A} \overline{B} \overline{Cin}$
0	0	0	0 0 0
0	0	1	1 Omenius manus
0	1	0	
0	1	1	0 1
1	0	0	1 1 0 \
1	0	1	0 1
1	1	0	0 1
1	1	1	1 1


Cout =  $\overline{A}$  B Cin +  $\overline{A}$  B Cin +  $\overline{A}$  B Cin

R.H. Katz Transparency No. 1-59

## Representations of a Digital Design: Boolean Algebra Introduction

Reducing the complexity of Boolean equations

Laws of Boolean algebra can be applied to full adder's carry out function to derive the following simplified expression:



Verify equivalence with the original Carry Out truth table:

place a 1 in each truth table row where the product term is true

each product term in the above equation covers exactly two rows in the truth table; several rows are "covered" by more than one term

#### Representations of a Digital Design


Contemporary Logic Design *Introduction* 


#### Gates

most widely used primitive building block in digital system design

#### Standard Logic Gate Representation







Net: electrically connected collection of wires


Netlist: tabulation of gate inputs & outputs and the nets they are connected to

\_ ធ R.H. Katz Transparency No. 1-61

#### **Representations of a Digital Design: Gates**

**Contemporary Logic Design** *Introduction* 

#### Full Adder Schematic



Fan-in: number of inputs to a gate

Fan-out: number of gate inputs an output is connected to

Technology "Rules of Composition" place limits on fan-in/fan-out


Contemporary Logic Design Introduction

#### **Representations of a Digital Design**

#### **Waveforms**

dynamic behavior of a circuit real circuits have non-zero delays

#### Timing Diagram of the Half Adder




circuit hazard: 1 plus 0 is 1, not 0!

Output changes are delayed from input changes

The propagation delay is sensitive to paths in the circuit

Outputs may temporarily change from the correct value to the wrong value back again to the correct value: this is called a *glitch* or *hazard* 

ր R.H. Katz Transparency No. 1-63



### Contemporary Logic Design Introduction

#### Representations of a Digital Design


#### **Blocks**

structural organization of the design


black boxes with input and output connections

corresponds to well defined functions

concentrates on how the components are composed by wiring



Full Adder realized in terms of composition of half adder blocks



Block diagram representation of the Full Adder


n R.H. Katz Transparency No. 1-65

#### **Representations of a Digital Design**

Contemporary Logic Design Introduction

#### Waveform Verification

Does the composed full adder behave the same as the full gate implementation?



Sum, Cout waveforms lag input changes in time

How many time units after input change is it safe to examine the outputs?

Contemporary Logic Design Introduction

Note delay statement

#### Representations of a Digital Design

#### **Behaviors**

Hardware description languages structure and function of the digital design

#### Example: Half Adder in VHDL

```
-- ***** inverter gate model *****

-- external ports

ENTITY inverter_gate;
PORT (a: IN BIT; z: OUT BIT);
END inverter_gate;

-- internal behavior
ARCHITECTURE behavioral OF inverter_gate IS
BEGIN

Black Box View as seen by outside world

World

Internal Behavior
```

-- \*\*\*\*\* and gate model \*\*\*\*\*
-- external ports
ENTITY and\_gate;
PORT (a, b: IN BIT; z: OUT BIT);

z <= NOT a AFTER 10 ns; ◆

**END** behavioral;

END and\_gate;

**END** behavioral;

-- internal behavior
ARCHITECTURE behavioral OF and\_gate IS
BEGIN
z <= a AND b AFTER 10 ns;

า R.H. Katz Transparency No. 1-67

#### Representation of a Digital Design: Behaviors

Contemporary Logic Design Introduction

```
-- ***** or gate model *****
-- external ports
                                              AND, OR, NOT models
ENTITY or_gate;
                                              typically included in a
  PORT (a, b: IN BIT; z: OUT BIT);
                                                       library
END or_gate;
-- internal behavior
ARCHITECTURE behavioral OF or_gate IS
   z <= a OR b AFTER 10 ns;
END behavioral:
-- **** half adder model *****
-- external ports
ENTITY half_adder;
   PORT (a in, b in: INPUT; sum, c out: OUTPUT);
END half_adder;
                                                 Particular components
-- internal structure
                                                 to be used within the
ARCHITECTURE structural of half_adder IS
                                                 model of the half adder
   -- component types to use
  COMPONENT inverter_gate
     PORT (a: IN BIT; z: OUT BIT); END COMPONENT;
  COMPONENT and gate
      PORT (a, b: IN BIT; z: OUT BIT); END COMPONENT;
  COMPONENT or_gate
     PORT (a, b: IN BIT; z: OUT BIT); END COMPONENT;
  -- internal signal wires
  SIGNAL s1, s2, s3, s4: BIT;
                                      _ ា R.H. Katz Transparency No. 1-68
```

#### Representation of a Digital Design: Behaviors


#### **BEGIN**

- -- one line for each gate, describing its type and connections
- i1: inverter\_gate PORT MAP (a\_in, s1); i2: inverter\_gate PORT MAP (b\_in, s2); a1: and\_gate PORT MAP (b\_in, s1, s3); a2: and\_gate PORT MAP (a\_in, s2, s4); o1: or\_gate PORT MAP (s3, s4, sum);

- END structural;

# Textual description of the netlist

#### This VHDL specification corresponds to the following labeled schematic



n R.H. Katz Transparency No. 1-69