CA HW 5 Spec. Reg May

URI >PR33

LRI > PR34

Original Code Renamed Code

LD PR33, 0 (PR2) LD LRI, O(LRZ) DADD LRI, LRI, LR3

DADD PR34, PR33, PR3 ST. D PR34, O (PRS)

DADD PR35, PR2, 8 DAPD PR36, PR5, 8

BNE PR35, PR4, line 1 LD PR37, 0 (PR 35)

DADD PR38, PR37, PR3 ST. D PR 38 , D (PR 36)

DADID PRI, PR35,8

DADD PR33, PR36, 8

BNE PRI, PRY, line 1

LR2 > PR35 LRS - PR36

LRI >PR37

UR1 > P38

LR2 > PRI

. Fetch width full, Fetched in next cycle

it1 L+2 1+1 iti

U+2

42

ina Issued

U+1. 1+3

1+41

i+3 i+2

1+8 49 1+5K

i+10 1+64 412

utal LR5 > PR33 H91 it10

1+10th

i+14: 415 itIS

completed Commit

1+7

i+8

1+10

i+10

itn×

i+12

i+7

i+-8

1+10

i+7

147

i+15 ももら

414

PR35 UR2 + PRI LR5 > PR33 PR36

Committed

LRI-PR33

LRIZ PR34

LR5-> PR36

LRI - PR 38

1+10 € 122 > PR35

it 11 * LRI > PR37

Free Reg

List

PRI

PR33

PRZ

PR5

PR34

PR37

1: No free registere in Free Reg List: waiting till PROSE free

· : Commit delayed in order to commit in order

*: Commit width full, committed in next cycle. -: Dag Represent dependencies

Free list = PR33 - PR38

ST.D LRI, OLLRS)

DADD LRZ, LRZ, 8"

DADD LRS, LRS, 8

LD LRI, O(LRZ)

DADD LRI, LRI, LR3

ST.D LRI, OLLRS)

10 DADD LR2, LR2, &

11 DADD LRS, LRS, 8

12 BNE LRZ, LR4, Live 1

Physical Rigs = 38

Logical Regs = 32

BNE LRZ, LRY, line 1