CS 6810 - Assignment 9

3) (i) Il instruction-when an Il [load-linked] instruction is executed, it reads a value from the memory and updates a special table indicating that you have read this address. This helps keep track of the changes done to the address as the table is always notified on some update. It then allows to perform any namble of computations.

(ii) sc instruction - When an sc [store-conditional] instruction is executed, it attempts to store a result into the same memory location accessed by the LL instruction The store instruction succeeds only if the special table updated during 21 indicates that no other processes allempted a store since the local LL. i.e. succeeds only of the operation was effectively atomic.

(iii) Benefit of using LL-sc instead of lest-and-set. 41-50 is easier to implement in hardware as it is not required to implement atomicity since both the instructions can be executed ad independently. 4 LL-SC gives programmer more floxibility to execute instructions in between LL&SC as compared to est-and-test-and-set where one has to do read and write simultaneously.

13 LV-SC gives better performance as it absent lead to coherence traffic.

2) High-performance techniques like out-of-order scheduling can yield anintuitive/unexpeted outputs in multi-threaded programs. To resolve this issue, we can go for a resolver-hardwarde based approach called relaxed Consistency model According to this model the programmer has to inform the hardware where it should the optimizations in the form of out-of-order execution can take place. The progreammer can do So with the help of fence instructions which are special instructions that require all previous memory accesses to complete before proceeding (sequential consistency). flere the programmer has to identify the Racy code and acquire à lock before the execution of the reacy code. This will tell the hardware that it can't pronform out-of-order execution during the time a tock is being acquired. This means it has to complete all the instructions prior to acquiring lock and can go for 000 executions in between the locks. This solution offers a relatively simple programming & relatively high performance. 1) Sequentially consistent execution. 4=13=0. Thread 2 Thread 1 P= (B++) >30) Q = A = 20 b = B = 40 arthun B= A+B; Possible scenarios = 502 = 10 appoint appoint appoint pagets appyre 60 panals palager payaber pagote

40

Thread 2 Threed 1. lock (LI) lock(L1) P= if (B+A)>30 a= A= 20 q = then B = A+B; : 20, n= B=40. re= print B unlock (L1) unlock (L1); abpain bapan ab apr abpring abrigip. Possible outcomes = 2P2 × 3P3 = 2×6 = 12.

about about about about about barren barren barren barren barren barren Possible outcomes: abpart panab. 60 Dimension-order reouting-It is an example of 4) Networking deferministic nouting where packet is sent along 1st dimension util dufination (0-ord (in that dimension) is reached then next dimension etc. Adaptive Routing - Here as witch may after the route in order to deal with unexpected excents like faults, Both these types of nontinga may lead to deadlocks as the terms can lead to cycles on there is a cycle of resource terms can dependencies. West-Fired routing algorithm can diminate cycles on dop deadlocks by Frenenting just 2 turns. Hence it is better.