

CA HW 7

1) Given: OS page size = 16KB, LLC size = 64MB, block size = 64B
32-way set-associative.


As page size = 16KB = 2^{14} B, page-offset will have 14 bits

Now size of 1 set = 64B \times 32 = 2048B = 2^{11} B

Hence no. of sets = $\frac{64MB}{2048B} = \frac{2^{26}}{2^{11}} = 2^{15}$ sets = 32K sets.

\Rightarrow no. of index bits for 2^{15} sets = 15 bits.

no. of block offset bits for block size of 64B i.e. 2^6 B = 6 bits



The bits 15-21 i.e. 7 bits will give us the no. of tiles.
Hence the max no. of files such that OS has full flexibility in placing a page in a tile of its choosing = $2^7 = \boxed{128 \text{ tiles}}$

2) Given - page size = 8KB, L1 \rightarrow 4-way set associative.

Since page size is 8KB = 2^{13} B, the page offset will have 13 bits.

Now since it's a virtually indexed physically tagged cache, the sum of index and ^{block} offset bits should be equal to page offset bits. i.e. index + blk offset = 13.

Now the largest L1 cache size = #sets \times ~~#blk~~ blk size \times #ways.

$$= 2^{13} \times 2^2 = 2^{15} \text{B} \quad \boxed{32 \text{KB}}$$

3) Capacity = 1TB, $\tau_{\text{banks}} = 64$, banks = 16
row in bank = 8KB, 50 ns to refresh each row.
refresh rate = 64ms, refresh command in every 7.8ms. (8192 cmd / 64ms)

$$\# \text{ rows} = \frac{1TB}{8KB} = \frac{2^{40}}{2^3} = 2^{37} \text{ rows}$$

We need # rows per bank.

$$\text{Now rank size} = \frac{1TB}{64} = \frac{2^{40}}{2^6} = 2^{34}B$$

$$\Rightarrow \text{bank size} = \frac{2^{34}}{16} = \frac{2^{34}}{2^4} = 2^{30}B.$$

$$\text{Hence \# rows} = \frac{\text{bank size}}{\text{row size}} = \frac{2^{30}}{2^{13}KB} = \frac{2^{30}}{2^{13}} = 2^{17}$$

\(\therefore\) There are 2^{17} rows in a bank. in a bank
 \Rightarrow No. of rows to be refreshed every command = $\frac{2^{17}}{2^{13}} = 2^4$ rows
 $= 16 \text{ rows.}$

$$\text{Now time taken to refresh 16 rows in a bank} = 16 \times 50 \text{ ns.} \\ = 800 \text{ ns.}$$

Now fraction of time memory system is unavailable performing refresh = $\frac{800 \times 10^{-9}}{7.8 \times 10^{-6}} = 102.8 \times 10^{-3} = 10.256\% \text{ of time.}$

5) Row being accessed	Arrival Time	Open-Page	Close-Page.
X	15 ns.	55	55 \rightarrow 75 (close)
X	65 ns	85	115
X	90 ns.	150	195 \rightarrow 215 (close)
X	95 ns.	210	135
Y	260 ns	320	300 \rightarrow 320 (close)
Y	310 ns.	340	360

3) Given: 2 sockets, 4 DDR4 mem channels, each channel \rightarrow 4 ranks
 For max. capacity, we will consider DRAM chip with 8Gb capacity
 and with data output width of 16.

$$\text{Max capacity supported} = 2 \text{ sockets} \times 4 \text{ mem channels} \times 4 \text{ ranks} \times 16 \times 8Gb \\ = 2 \times 2^2 \times 2^2 \times 2^4 \times 2^{33} = 2^{42}B = 2^{39}B = 512GB$$

$$\text{Memory bandwidth} = 2 \times 4 \times 1.2GHz \times 2 \times 64 = 1228.8 \text{ Gb/s}$$

$$= 153.6 \text{ GB/s}$$