

## CA HW 6

1) LSO:-

<u>LD/ST</u>	<u>Add Op.</u>	<u>ST Op.</u>	<u>Add. Val</u>	<u>Add. Cal</u>	<u>Mem. access</u>
LD	2	-	abcd	3	4
ST	7	10	abde	8	commit
LD	5	-	abde	6	11
LD	3	-	abcd	4	9
ST	3	4	abde	4	commit
LD	1	-	abde	2	5
LD	4	-	abcd	5	9

2) Memory Access Time :-

Given:-

- L1 : 32KB : 1 cycle : 60 MPKI
- L2 : 512KB : 5 cycle : 25 MPKI
- L3 : 4 MB : 25 cycle : 15 MPKI
- L4 : 32 MB : 50 cycle : 3 MPKI

Memory: 250 cycles.

Execution time for:

① L1 - L2 - L3 - L4 - Memory

Let us assume that the program has 1000 instructions and since it has an IPC of 1, ideal execution time is 1000 cycles

Now for this hierarchy :-

$$1000 + 60 \times 5 + 25 \times 25 + 15 \times 50 + 3 \times 250$$
$$= 1000 + 300 + 625 + 750 + 750 = \boxed{3425 \text{ cycles.}}$$

② L1 - L2 - L3 - Memory

$$1000 + 60 \times 5 + 25 \times 25 + 15 \times 250$$
$$= 1000 + 300 + 625 + 3750 = \boxed{5675 \text{ cycles}}$$

③ L1 - L2 - L4 - Memory

$$1000 + 60 \times 5 + 25 \times 50 + 3 \times 250$$
$$= 1000 + 300 + 1250 + 750 = \boxed{3300 \text{ cycles.}}$$

### 3) Cache Organization

Given :- L3 cache = 40 MB

address size = 48 b.

block size = 128 B

20-way set-associative

We know

$$\text{Total cache size} = \# \text{sets} \times 20 \times 128 \text{ B} \quad [\text{size of 1 set} = \# \text{ways} \times \text{block}]$$

$$\text{Cache size} = \# \text{sets} \times \# \text{ways} \times \text{block size.}$$

$$\Rightarrow 40 \text{ MB} = \# \text{sets} \times 20 \times 128 \text{ B}$$

$$\therefore \text{no. of sets} = \frac{40 \text{ MB}}{20 \times 128 \text{ B}} = \frac{40 \times 2^{20}}{20 \times 2^7}$$

$$= 2^{21-7} = \boxed{2^{14} \text{ sets}}$$

$$\text{Now index bits} = \log_2(\# \text{sets})$$

$$= \log_2(2^{14}) = \boxed{14 \text{ bits index}}$$

$$\text{offset bits} = \log_2(\text{block size})$$


$$= \log_2(2^7) = \boxed{7 \text{ bits offset}}$$

$$\text{Now tag bits} = \text{address size} - (\text{index} + \text{offset})$$

$$= 48 - (14 + 7)$$

$$= 48 - 21 = \boxed{27 \text{ bits tag}}$$

48 b address



$$\text{Tag array size} = \# \text{sets} \times \# \text{ways} \times \text{tag size}$$

$$= 2^{14} \times 20 \times 27 = 2^{14} \times 540 = 8847360 \text{ b} = \boxed{8640 \text{ Kb}}$$

#### 4) Cache Miss Rate

Case 1 - 2 sets and 2-way set associative

~~A, D~~, A, C, E  $\rightarrow$  0 set  
B, D, F  $\rightarrow$  1. set.

Replacement Policy - LRU

(i) Access Pattern:

A B C A B D E F B D F E C A E C A  
M M M H H M M M M M H M M M M M

(ii) Hit rate = 3/17

<del>A</del> <del>C</del> E A	<del>C</del> <del>E</del> A C
<del>B</del> <del>F</del> D	<del>B</del> <del>F</del> D

Case 2 - Fully associative cache 1 set 4 ways

(i) Access Pattern:

A B C A B D E F B D F E C A E C A  
M M M H H M M M H H H H M M H H H

(ii) Hit rate = 9/17

<del>B</del> <del>F</del> A F	<del>B</del> <del>C</del> A C	<del>C</del> E E	<del>D</del> A A
-------------------------------	-------------------------------	------------------	------------------

$\therefore$  We can see that hit rate

has improved when we take a fully associative cache.