CA Assignment 2 (1.) Pipelining Given: - time taken by unpipelined processor = 1600s for iinstruct latch latency = 0.2 ns. sequential pipeline stages = 12. 1) cycle time for processors: unpipelined = time taken to complete 1 instruct + latch
latency = 16+0.2 = 16.2 ms. pipelined = longest time taken to complete instruct / stage + latch laterry [ Since, its unequal stages = 1.8+0.2 = 2 Ns. the stage with longest time is considered to accommodate 2) clock speeds for both processors all other stages? 161.7 MHZ unpipelined cycletime = 16.2ms pipelized = 1 = (500 MHz)

3) IPCs in both processors. unpipelined = [] [takes computes 1 inst is 16.2 ns cycle time]

pipelined = [] [completes 1 inst in a ns cycle time] 4) time taken to complete i instruction.

unpipelined. = time taken to complete 1 instruct" pipelined = 1-2+02 ans. Gytime time for (mstax12)

cycles taken to complete (instruction. = 2×12=24ns)

cycles taken to complete (instruction.

uppipelined = 11 cycle) pipelined = [12 cycles.]

12-Stage pipeline Perf. 5) speedup of 12-stage pipeline= unpipeline perf - Cycle time of unpipelized cycle time of pipelined  $=\frac{16.2}{2}=\overline{3.1}$ 

6) speedup of 1000-stage pippline =  $= \frac{16 + 0.2}{\frac{16}{1000} + 0.2} = \frac{16.2}{0.216} = \boxed{75}$ 

2) Instructions in the 5-Stage Pipeline. ) A load instruction such as LD R34[R2] computes the address of is the main memory in the ALD stage of the basic 5-stage pipeline. The ALV stage will add some offset [o in case of moffset given] to the register R2 and compute an address for the main memory to cation from

where we fetch the data to be loaded into R3.

2) Instructions that don't write to registers. >> 800 ST R2 → 2[R1] A storce instruction basically stores writes to a memory location and not to a register. This instruction will simply read the input registers RIX RZ, compute the address to the memory location by adding offset to RI i.e. RI+2, and then while the value in R2 to that memory location pointed by RI tz.

A breanch instruction will only read the input registers and do a companison to take appropriate action afterwoods. BEZ R1, [R2]

branch, it wort Since it will move to some other branch, it won't perform any write instruction to memory or registers.

- 3) Instruction that writes to memory.
  - > ST R3→2[R2] This instruction will write the value in R3 to a memory location given by R2+2.
  - 4) Instruction that down't use ALV stage of pipeline.
    - =) BEZ R2, [R3] This instruction means more to the branch if equal to Zero i.e. R2 = value in R3 memory location = 0. BEZ basically compares the R28R3 and then branches to the next instruction accordingly by incrementing the PC by an offset. So it closunt we the ALU stage teather mones to the next instruct beforehand.
    - 5) Instruction that does nothing in DM stage of pipeline.
    - =) ADD R3 < R1, R2 This instruction will read input registers RIERZ perform arithmetic operations (RI+R2) in ALV and then write the output to register R3. It doesn't write a oron read from main memory. Hence it does nothing in the DM stage.
      - 6) input registers required ADD - a. ·LD

ST - 2

3 Data Dependencies 1) ADD R3← R1, R2 ADD R5 + R3, R4 DR AL DM RW without bypassing. DIR DIR DIR AL DM RW ADD R3 - R1, R2 IF IF ADD R5 < R3, R4 2 stalls. with bypassing. ADD R3 E RI, RZ IF D/R AL DM RW DIR AL DM RW IF ADD R5 C R3, RY o stalls 2) LD R2, [R] DIR AL DM RW LD R2,[R]] IF DIR DIR DIR AL DM IF LD K3,[R2] POC) 12 Stalls

with bypausing
LD RZ[RI] IF D/R AL DM RW
LD R3, R2] IF D/R D/R AL DM RW
POC
Tistall
3) LD R2 (R)]
SDR3 - [R2]
without bypassing
LD RZ, [RI] IF D/R AL DM RW.
SD R3, [R2] IF DR D/R D/R AL DM RW
12 stalls
with by passing
LO RZ, [RI] IF D/R AL DM RW
SD R3, [R2] IF DIR DIR 1
) Istall )
1) 00 6 82
(4) ADD R3 ← R1, R2 SD ·R3 → [R4]
without by passing
ADD ROSKING DIR DIR AL DIN RW
SD R3 -> [R4]  POL  R3 +> [R4]

with bypassing

ADD R3 < RI, R2 IF D/R AL DM RW

SD R3 > [R4]

IF D/R AL. DM RW

POC.

(10 stall)