

# 1200 V Motion SPM® 2 Series

# FNA25012A

# **General Description**

The FNA25012A is a Motion SPM® 2 module providing a fully-featured, high-performance inverter output stage for AC induction, BLDC, and PMSM motors. These modules integrate optimized gate drive of the built-in IGBTs to minimize EMI and losses, while also providing multiple on-module protection features: under-voltage lockouts, over-current shutdown, temperature sensing, and fault reporting. The built-in, high-speed HVIC requires only a single supply voltage and translates the incoming logic-level gate inputs to high-voltage, high-current drive signals to properly drive the module's internal IGBTs. Separate negative IGBT terminals are available for each phase to support the widest variety of control algorithms.

#### **Features**

- 1200 V 50 A 3-Phase IGBT Inverter, Including Control Ics for Gate Drive and Protections
- Low-Loss, Short-Circuit-Rated IGBTs
- Very Low Thermal Resistance Using AIN DBC Substrate
- Built-In Bootstrap Diodes and Dedicated Vs Pins Simplify PCB Layout
- Separate Open-Emitter Pins from Low-Side IGBTs for Three-Phase Current Sensing
- Single-Grounded Power Supply Supported
- Built-In NTC Thermistor for Temperature Monitoring and Management
- Adjustable Over-Current Protection via Integrated Sense-IGBTs
- Isolation Rating of 2500 Vrms/1 min.

# **Applications**

• Motion Control - Industrial Motor (AC 400 V Class)

#### **Related Resources**

- AN9075 Users Guide for 1200 V SPM® 2 Series
- AN9076 Mounting Guide for New SPM<sup>®</sup> 2 Package
- <u>AN9079</u> Thermal Performance of 1200 V Motion SPM<sup>®</sup> 2 Series by Mounting Torque


1



# SPMCA-A34/34 LD, PDD STD, DBC DIP TYPE CASE MODFQ

Figure 1. 3D Package Drawing (Click to Activate 3D Content)

#### MARKING DIAGRAM



#### ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

#### PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Packing Type	Quantity
FNA25012A	FNA25012A	SPMCB-A34	Rail	6

### **Integrated Power Functions**

• 1200 V - 50 A IGBT inverter for three-phase DC/AC power conversion (Refer to Figure 3)

#### Integrated Drive, Protection and System Control Functions

- For inverter high-side IGBTs: gate-drive circuit, high-voltage isolated high-speed level shifting control circuit, Under-Voltage Lock-Out Protection (UVLO), Available bootstrap circuit example is given in Figures 5 and 15
- For inverter low-side IGBTs: gate-drive circuit, Short-Circuit Protection (SCP) control circuit, Under-Voltage Lock-Out Protection (UVLO)
- Fault signaling: corresponding to UV (low-side supply) and SC faults
- Input interface: active–HIGH interface, works with 3.3/5 V logic, Schmitt–trigger input

#### **PIN CONFIGURATION**





Figure 2. Top View

# **PIN DESCRIPTIONS**

Pin Number	Pin Name	Pin Description
1	P <sub>)</sub>	Positive DC-Link Input
2	W	Output for W-Phase
3	V	Output for V-Phase
4	U	Output for U-Phase
5	N <sub>W</sub>	Negative DC-Link Input for W-Phase
6	N <sub>V</sub>	Negative DC-Link Input for V-Phase
7	N <sub>U</sub>	Negative DC-Link Input for U-Phase
8	R <sub>TH</sub>	Series Resistor for Thermistor (Temperature Detection)
9	V <sub>TH</sub>	Thermistor Bias Voltage
10	V <sub>CC(L)</sub>	Low-Side Bias Voltage for IC and IGBTs Driving
11	COM <sub>(L)</sub>	Low-Side Common Supply Ground
12	IN <sub>(UL)</sub>	Signal Input for High-Side U-Phase
13	IN <sub>(VL)</sub>	Signal Input for High-Side V-Phase
14	IN <sub>(WL)</sub>	Signal Input for High-Side W-Phase
15	V <sub>FO</sub>	Fault Output
16	C <sub>FOD</sub>	Capacitor for Fault Output Duration Selection
17	C <sub>SC</sub>	Capacitor (Low-Pass Filter) for Short-Circuit Current Detection Input
18	R <sub>SC</sub>	Resistor for Short-Circuit Current Detection
19	IN <sub>(UH)</sub>	Signal Input for High-Side U Phase
20	COM <sub>(H)</sub>	High-Side Common Supply Ground
21	V <sub>CC(UH)</sub>	High-Side Bias Voltage for U Phase IC
22	V <sub>BD(U)</sub>	Anode of Bootstrap Diode for U Phase High-Side Bootstrap Circuit
23	V <sub>B(U)</sub>	High-Side Bias Voltage for U Phase IGBT Driving
24	V <sub>S(U)</sub>	High-Side Bias Voltage Ground for U Phase IGBT Driving
25	IN <sub>(VH)</sub>	Signal Input for High-Side V Phase
26	V <sub>CC(VH)</sub>	High-Side Bias Voltage for V Phase IC
27	$V_{BD(V)}$	Anode of Bootstrap Diode for V Phase High-Side Bootstrap Circuit
28	V <sub>B(V)</sub>	High-Side Bias Voltage for V Phase IGBT Driving
29	V <sub>S(V)</sub>	High-Side Bias Voltage Ground for V Phase IGBT Driving
30	IN <sub>(WH)</sub>	Signal Input for High-Side W Phase
31	V <sub>CC(WH)</sub>	High-Side Bias Voltage for W Phase IC
32	V <sub>BD(W)</sub>	Anode of Bootstrap Diode for W Phase High-Side Bootstrap Circuit
33	V <sub>B(W)</sub>	High-Side Bias Voltage for W Phase IGBT Driving
34	V <sub>S(W)</sub>	High-Side Bias Voltage Ground for W Phase IGBT Driving

# INTERNAL EQUIVALENT CIRCUIT AND INPUT/OUTPUT PINS



#### NOTES:

- 1. Inverter high-side is composed of three normal-IGBTs, freewheeling diodes, and one control IC for each IGBT.
- 2. Inverter low-side is composed of three sense-IGBTs, freewheeling diodes, and one control IC for each IGBT. It has gate drive and protection functions.
- 3. Inverter power side is composed of four inverter DC-link input terminals and three inverter output terminals.

Figure 3. Internal Block Diagram

# ABSOLUTE MAXIMUM RATINGS (T<sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)

# **INVERTER PART**

Symbol	Parameter	Conditions	Rating	Unit
$V_{PN}$	Supply Voltage	Applied between P-N <sub>U</sub> , N <sub>V</sub> , N <sub>W</sub>	900	V
V <sub>PN(Surge)</sub>	Supply Voltage (Surge)	Applied between P-N <sub>U</sub> , N <sub>V</sub> , N <sub>W</sub>	1000	V
V <sub>CES</sub>	Collector-Emitter Voltage		1200	V
±I <sub>C</sub>	Each IGBT Collector Current	$T_C = 25^{\circ}C, T_J = 150^{\circ}C$ (Note 4)	50	Α
±I <sub>CP</sub>	Each IGBT Collector Current (Peak)	$T_C$ = 25°C, $T_J$ =150°C, Under 1 ms Pulse Width (Note 4)	75	Α
P <sub>C</sub>	Collector Dissipation	T <sub>C</sub> =25°C per One Chip (Note 4)	347	W
$T_J$	Operating Junction Temperature		<b>−40~150</b>	°C

# **CONTROL PART**

Symbol	Parameter	Conditions	Rating	Unit
V <sub>CC</sub>	Control Supply Voltage	Applied between V <sub>CC(H)</sub> , V <sub>CC(L)</sub> -COM	20	V
V <sub>BS</sub>	High-Side Control Bias Voltage	Applied between $V_{B(U)} - V_{S(U)}$ , $V_{B(V)} - V_{S(V)}$ , $V_{B(W)} - V_{S(W)}$	20	٧
V <sub>IN</sub>	Input Signal Voltage	Applied between $IN_{(UH)}$ , $IN_{(VH)}$ , $IN_{(WH)}$ , $IN_{(WL)}$ , $IN_{(WL)}$ -COM	-0.3~V <sub>CC</sub> +0.3	٧
V <sub>FO</sub>	Fault Output Supply Voltage	Applied between V <sub>FO</sub> -COM	-0.3~V <sub>CC</sub> +0.3	٧
I <sub>FO</sub>	Fault Output Current	Sink Current at V <sub>FO</sub> pin	2	mA
$V_{SC}$	Current Sensing Input Voltage	Applied between C <sub>SC</sub> -COM	-0.3~V <sub>CC</sub> +0.3	V

# **BOOTSTRAP DIODE PART**

Symbol	Parameter	Conditions	Rating	Unit
$V_{RRM}$	Maximum Repetitive Reverse Voltage		1200	V
I <sub>F</sub>	Forward Current	$T_C = 25^{\circ}C, T_J \le 150^{\circ}C$ (Note 4)	1.0	Α
I <sub>FP</sub>	Forward Current (Peak)	T <sub>C</sub> = 25°C, T <sub>J</sub> =150°C, Under 1 ms Pulse Width (Note 4)	2.0	Α
TJ	Operating Junction Temperature		<b>−40~150</b>	°C

# **TOTAL SYSTEM**

Symbol	Parameter	Conditions	Rating	Unit
V <sub>PN(PROT)</sub>	Self Protection Supply Voltage Limit (Short Circuit Protection Capability)	$V_{CC} = V_{BS} = 13.5 \sim 16.5 \text{ V}, T_J = 150 ^{\circ}\text{C}, V_{CES} = < 1200 \text{ V}, Non-repetitive, < 2 \mu s$	800	V
T <sub>C</sub>	Module Case Operation Temperature	See Figure 2	-40~125	°C
T <sub>STG</sub>	Storage Temperature		-40~125	°C
V <sub>ISO</sub>	Isolation Voltage	60 Hz, Sinusoidal, AC 1 minute, Connection Pins to Heat Sink Plate	2500	V <sub>rms</sub>

# THERMAL RESISTANCE

Symbol	Parameter		Conditions	Min.	Тур.	Max.	Unit
$R_{th(j-c)Q}$	Junction to Case Thermal	- 5\	Inverter IGBT part (per 1/6 module)	-	-	0.36	°C/W
R <sub>th(j-c)F</sub>	Resistance (Not	e 5)	Inverter FWD part (per 1/6 module)	-	-	0.66	°C/W

<sup>4.</sup> These values had been made an acquisition by the calculation considered to design factor.

<sup>5.</sup> For the measurement point of case temperature (T<sub>C</sub>), please refer to Figure 2.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)

#### **INVERTER PART**

	Symbol	Parameter	Coi	nditions	Min.	Тур.	Max.	Unit
	V <sub>CE(SAT)</sub>	Collector – Emitter Saturation Voltage	V <sub>DD</sub> = V <sub>BS</sub> = 15 V, V <sub>IN</sub> = 5 V	I <sub>C</sub> = 50 A, T <sub>J</sub> = 25°C	-	2.20	2.80	V
	V <sub>F</sub>	FWDi Forward Voltage	V <sub>IN</sub> = 0 V	I <sub>F</sub> = 50 A, T <sub>J</sub> = 25°C	-	2.40	3.00	V
HS	t <sub>ON</sub>	Switching Times		= 15 V, I <sub>C</sub> = 50 A,	0.90	1.40	2.00	μs
	t <sub>C(ON)</sub>		$T_J = 25^{\circ}C$ $V_{IN} = 0 V \Leftrightarrow 5 V,$	Inductive Load	_	0.50	0.95	μs
	t <sub>OFF</sub>		See Figure 5 (Note 6)		_	1.10	1.70	μs
	t <sub>C(OFF)</sub>		,		_	0.15	0.55	μs
	t <sub>rr</sub>				_	0.20	_	μs
LS	t <sub>ON</sub>			; = 15 V, I <sub>C</sub> = 50 A,	0.50	1.00	1.60	μs
	t <sub>C(ON)</sub>		$T_J = 25^{\circ}C$ $V_{IN} = 0 V \Leftrightarrow 5 V,$	Inductive Load	_	0.50	0.95	μs
	t <sub>OFF</sub>		See Figure 5 (Note 6)		_	1.10	1.70	μs
	t <sub>C(OFF)</sub>				_	0.15	0.55	μs
	t <sub>rr</sub>				_	0.25	_	μS
	I <sub>CES</sub>	Collector-Emitter Leakage Current	V <sub>CE</sub> = V <sub>CES</sub>		_	_	5	mA

<sup>6.</sup> t<sub>ON</sub> and t<sub>OFF</sub> include the propagation delay time of the internal drive IC. t<sub>C(ON)</sub> and t<sub>C(OFF)</sub> are the switching time of IGBT itself under the given gate–driving condition internally. For the detailed information see Figure 4.




Figure 4. Switching Time Definition




Figure 5. Example Circuit for Switching Test




Figure 6. Switching Loss Characteristics (Typical)




Figure 7. R-T Curve of Built-in Thermistor

#### **BOOTSTRAP DIODE PART**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>F</sub>	Forward Voltage	I <sub>F</sub> = 1.0 A, T <sub>J</sub> = 25°C	-	2.2	-	V
t <sub>rr</sub>	Reverse-Recovery Time	$I_F = 1.0 \text{ A}, \text{ d}I_F/\text{d}t = 50 \text{ A}, \text{ T}_J = 25^{\circ}\text{C}$	-	80	-	ns

# **CONTROL PART** $(T_J = 25^{\circ}C)$

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Unit
I <sub>QCCH</sub>	Quiescent V <sub>CC</sub> Supply Current	V <sub>CC(UH,VH.WH)</sub> = 15 V, IN <sub>(UH,VH.WH)</sub> = 0 V	$\begin{array}{c} V_{CC(UH)}\text{-}COM_{(H),} \\ V_{CC(VH)}\text{-}COM_{(H),} \\ V_{CC(WH)}\text{-}COM_{(H)} \end{array}$	-	_	0.15	mA
I <sub>QCCL</sub>		V <sub>CC(L)</sub> = 15 V, IN <sub>(UH,VH.WH)</sub> = 0 V	V <sub>CC(L)</sub> - COM <sub>(L)</sub>	-	-	5.00	mA
I <sub>PDDH</sub>	Operating V <sub>DD</sub> Supply Current	V <sub>CC(UH,VH,WH)</sub> = 15 V, f <sub>PWM</sub> = 20 kHz, Duty = 50%, Applied to one PWM Signal Input for High–Side	V <sub>CC(UH)</sub> -COM <sub>(H)</sub> , V <sub>CC(VH)</sub> -COM <sub>(H)</sub> , V <sub>CC(WH)</sub> -COM <sub>(H)</sub>	-	-	0.30	mA
I <sub>PDDL</sub>		V <sub>CC(L)</sub> = 15 V, f <sub>PWM</sub> = 20 kHz, Duty = 50%, Applied to one PWM Signal Input for Low– Side	V <sub>CC(L)</sub> – COM <sub>(L)</sub>	_	_	15.5	mA
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> Supply Current	V <sub>BS</sub> = 15 V, IN <sub>(UH,VH.WH)</sub> = 0 V	$ \begin{array}{c} V_{B(U)} - V_{S(U)}, \\ V_{B(V)} - V_{S(V)}, \\ V_{B(W)} - V_{S(W)}, \end{array} $	-	_	0.30	mA
I <sub>PBS</sub>	Operating V <sub>BS</sub> Supply Current	V <sub>CC</sub> = V <sub>BS</sub> = 15 V, f <sub>PWM</sub> = 20 kHz, Duty = 50%, Applied to one PWM Signal Input for High-Side	$ \begin{aligned} &V_{B(U)} - V_{S(U)}, \\ &V_{B(V)} - V_{S(V)}, \\ &V_{B(W)} - V_{S(W)}, \end{aligned} $	_	_	12.0	mA
$V_{FOH}$	Fault Output Voltage	$V_{CC}$ = 15 V, $V_{SC}$ = 0 V, $V_{FO}$ Circ Pull-up	cuit: 4.7 kΩ to 5 V	4.5	-	_	V
$V_{FOL}$		V <sub>CC</sub> = 15 V, V <sub>SC</sub> = 1 V, V <sub>FO</sub> Circ Pull-up	cuit: 4.7 kΩ to 5 V	-	-	0.5	V
V <sub>SC(ref)</sub>	Short Circuit Trip Level	V <sub>CC</sub> = 15 V (Note 7)	C <sub>SC</sub> - COM <sub>(L)</sub>	0.43	0.50	0.57	V
UV <sub>CCD</sub>	Supply Circuit Under-Voltage	Detection Level		10.3	-	12.8	V
UV <sub>CCR</sub>	Protection	Reset Level		10.8	-	13.3	V
UV <sub>BSD</sub>	7	Detection Level		9.5	-	12.0	V
UV <sub>BSR</sub>	7	Reset Level	Reset Level		-	12.5	V
t <sub>FOD</sub>	Fault-Out Pulse Width	C <sub>FOD</sub> = Open (Note 8)		50	-	_	μs
		C <sub>FOD</sub> = 2.2 nF		1.7	-	_	ms
V <sub>IN(ON)</sub>	ON Threshold Voltage	Applied between IN <sub>(UH,VH.WH)</sub>	COM <sub>(H)</sub> ,	_	-	2.6	V
V <sub>IN(OFF)</sub>	OFF Threshold Voltage	IN <sub>(UL,VL:WL)</sub> – COM <sub>(L)</sub>		0.8	-	_	V
R <sub>TH</sub>	Resistance of Thermistor	at T <sub>TH</sub> = 25°C	See Figure 7	_	47	_	kΩ
		at T <sub>TH</sub> = 100°C	(Note 9)	_	2.9	-	kΩ

Short-circuit current protection os functioning only at the low-sides because the sense current is divided from main current at low-side IGBTs. Inserting the shunt resistor for monitoring the phase current at N<sub>U</sub>, N<sub>V</sub>, N<sub>W</sub> terminal, the trip level of the short-circuit current is changed.
 The fault-out pulse width t<sub>FOD</sub> depends on the capacitance value of C<sub>FOD</sub> according to the following approximate equation: t<sub>FOD</sub> = 0.8 x 10<sup>6</sup> x C<sub>FOD</sub> [s].
 T<sub>TH</sub> is the temperature of thermistor itself. To know case temperature (T<sub>C</sub>), conduct experiments considering the application.

# **RECOMMENDED OPERATING CONDITIONS**

				Value		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>PN</sub>	Supply Voltage	Applied between P - N <sub>U</sub> , N <sub>V</sub> , N <sub>W</sub>	300	600	800	V
V <sub>CC</sub>	Control Supply Voltage	$\begin{array}{c} \text{Applied between V}_{CC(UH,VH,WH)} - COM_{(H)}, \\ V_{CC(L)} - COM_{(L)} \end{array}$	14.0	15.0	16.5	V
V <sub>BS</sub>	High-Side Bias Voltage	$\begin{array}{c} \text{Applied between } V_{B(U)} - V_{S(U)}, \ V_{B(V)} - V_{S(V)}, \\ V_{B(W)} - V_{S(W)} \end{array}$	13.0	15.0	18.5	V
dV <sub>DD</sub> /dt, dV <sub>BS</sub> /dt,	Control Supply Variation		-1	-	1	V/μs
t <sub>dead</sub>	Blanking Time for Preventing Arm-Short	For Each Input Signal	2.0	-	_	μs
f <sub>PWM</sub>	PWM Input Signal	$-40^{\circ}\text{C} \le \text{T}_{\text{C}} \le 125^{\circ}\text{C}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 150^{\circ}\text{C}$	-	-	20	kHz
V <sub>SEN</sub>	Voltage for Current Sensing	Applied between N <sub>U</sub> , N <sub>V</sub> , N <sub>W</sub> – COM <sub>(H,L)</sub> (Including Surge Voltage)	-5	-	5	V
PW <sub>IN(ON)</sub>	Minimum Input Pulse Width	V <sub>CC</sub> = V <sub>BS</sub> = 15 V, I <sub>C</sub> ≤ 75 A, Wiring Inductance	2.5	-	-	μs
PW <sub>IN(OFF)</sub>	1	between N <sub>U,V:W</sub> and DC Link N < 10 nH (Note 10)		_	-	
$T_J$	Junction Temperature		-40	_	150	°C

<sup>10.</sup> This product might not make response if input pulse width is less than the recommended value.




Figure 8. Allowable Maximum Output Current

# NOTE:

11. This allowable output current value is the reference data for the safe operation of this product. This may be different from the actual application and operating condition.

MECHANICAL CHARACTERISTICS AND RATINGS									
	Min.	Тур.	Max.						
Device Flatness	See Figure 9		0	-	+200	μm			
Mounting Torque	Mounting Screw: M4	Recommended 1.0 N•m	0.9	1.0	1.5	N∙m			
	See Figure 10	Recommended 10.1 kg•cm	9.1	10.1	15.1	kg∙cm			
Terminal Pulling Strength	Load 19.6 N		10	-	-	S			
Terminal Bending Strength	Load 9.8 N, 90 degrees Ben	Load 9.8 N, 90 degrees Bend		-	-	times			
Weight			-	50	-	g			




Figure 9. Flatness Measurement Position





Figure 10. Mounting Screws Torque Order

#### NOTES:

- 12.Do not make over torque when mounting screws. Much mounting torque may cause DBC cracks, as well as bolts and Al heat-sink destruction.
- 13. Avoid one–sided tightening stress. Figure 10 shows the recommended torque order for mounting screws. Uneven mounting can cause the DBC substrate of package to be damaged. The pre–screwing torque is set to 20 ~ 30% of maximum torque rating.



- a1: Control supply voltage rises: After the voltage rises UV<sub>CCR</sub>, the circuits start to operate when next input is applied.
- a2: Normal operation: IGBT ON and carrying current.
- a3: Under voltage detection (UV<sub>CCD</sub>).
- a4: IGBT OFF in spite of control input condition.
- a5: Fault output operation starts with a fixed pulse width according to the condition of the external capacitor CFOD.
- a6: Under-voltage reset (UV<sub>CCR</sub>).
- a7: Normal operation: IGBT ON and carrying current by triggering next signal from LOW to HIGH.

Protection Circuit State

Control Supply Voltage

Output Current


High-level (no fault output)

Fault Output Signal

Figure 11. Under-Voltage Protection (Low-Side)

- b1: Control supply voltage rises: After the voltage rises UV<sub>BSR</sub>, the circuits start to operate when next input is applied.
- b2: Normal operation: IGBT ON and carrying current.
- b3: Under voltage detection (UV<sub>BSD</sub>).
- b4: IGBT OFF in spite of control input condition, but there is no fault output signal.
- b5: Under voltage reset (UV<sub>BSB</sub>).
- b6: Normal operation: IGBT ON and carrying current by triggering next signal from LOW to HIGH.

Figure 12. Under-Voltage Protection (High-Side)



(with the external sense resistance and RC filter connection)

- c1: Normal operation: IGBT ON and carrying current.
- c2: Short circuit current detection (SC trigger).
- c3: All low-side IGBTs gate are hard interrupted.
- c4: All low-side IGBTs turn OFF.
- c5: Fault output operation starts with a fixed pulse width according to the condition of the external capacitor CFOD.
- c6: Input HIGH: IGBT ON state, but during the active period of fault output the IGBT doesn't turn ON.
- c7: Fault output operation finishes, but IGBT doesn't turn on until triggering the next signal from LOW to HIGH.
- c8: Normal operation: IGBT ON and carrying current.


Figure 13. Short-Circuit Current Protection (Low-Side Operation Only)

# #5V (MCU or Control power) ASPM IN(UH), IN(VH), IN(WH) IN(UL), IN(VL), IN(WL) VEO COM

#### NOTE:

14.RC coupling at each input might change depending on the PWM control scheme used in the application and the wiring impedance of the application's printed circuit board. The input signal section of the ASPM27 product integrates 5kΩ (typ.) pull–down resistor. Therefore, when using an external filtering resistor, please pay attention to the signal voltage drop at input terminal.

Figure 14. Recommended CPU I/O Interface Circuit



#### NOTES:

- 15. To avoid malfunction, the wiring of each input should be as short as possible. (less than 2-3 cm)
- 16. V<sub>FO</sub> output is open-drain type. The signal line should be pulled up to the positive side of the MCU or control power supply with a resistor that makes I<sub>FO</sub> up to 2 mA. Please refer to Figure 14.
- 17. Fault out pulse width can be adjust by capacitor  $C_5$  connected to the  $C_{FOD}$  terminal.
- 18. Input signal is active–HIGH type. There is a 5  $\Omega$  resistor inside the IC to pull–down each input signal line to GND. RC coupling circuits should be adopted for the prevention of input signal oscillation.  $R_1C_1$  time constant should be selected in the range 50  $\sim$  150 ns (recommended  $R_1$  = 100  $\Omega$ ,  $C_1$  = 1 nF).
- 19. Each wiring pattern inductance of point A should be minimized (recommended less than 10 nH). Use the shunt resistor R<sub>4</sub> of surface mounted (SMD) type to reduce wiring inductance. To prevent malfunction, wiring of point E should be connected to the terminal of the shunt resistor R<sub>4</sub> as close as possible.
- 20. To insert the shunt resistor to measure each phase current at N<sub>U</sub>, N<sub>V</sub>, N<sub>W</sub> terminal, it makes to change the trip level I<sub>SC</sub> about the short -circuit current.
- 21. To prevent errors of the protection function, the wiring of B, C and D point should be as short as possible. The wiring of B between C<sub>SC</sub> filter and R<sub>SC</sub> terminal should be divided at the point that is close to the terminal of sense resistor R<sub>5</sub>.
- 22. For stable protection function, use the sense resistor  $R_5$  with resistance variation within 1% and low inductance value.
- 23. In the short–circuit protection circuit, select the R<sub>6</sub>C<sub>6</sub> time constant in the range 1.0 ~ 1.5 μs. R<sub>6</sub> should be selected with a minimum of 10 times larger resistance than sense resistor R<sub>5</sub>. Do enough evaluation on the real system because short–circuit protection time may vary wiring pattern layout and value of the R<sub>6</sub>C<sub>6</sub> time constant.
- 24. Each capacitor should be mounted as close to the pins of the Motion SPM® 2 product as possible.
- 25. To prevent surge destruction, the wiring between the smoothing capacitor  $C_7$  and the P & GND pins should be as short as possible. The use of a high–frequency non–inductive capacitor of around 0.1 ~ 0.22  $\mu$ F between the P & GND pins is recommended.
- 26. Relays are used in most systems of electrical equipment at industrial application. In these cases, there should be sufficient distance between the MCU and the relays.
- 27. The Zener diode or transient voltage suppressor should be adopted for the protection of ICs from the surge destruction between each pair of control supply terminals (recommended Zener diode is 22 V/1 W. which has the lower Zener impedance characteristic than about 15 Ω).
- 28. C<sub>2</sub> of around seven times larger than bootstrap capacitor C<sub>3</sub> is recommended.
- 29. Please choose the electrolytic capacitor with good temperature characteristic in C<sub>3</sub>. Choose 0.1 ~ 0.2 μF R-category ceramic capacitors with good temperature and frequency characteristics in C<sub>4</sub>.


Figure 15. Typical Application Circuit

SPM is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. www.onsemi.com 14





#### SPMCA-A34 / 34LD, PDD STD, DBC DIP TYPE CASE MODFQ



DOCUMENT NUMBER:	98AON13565G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SPMCA-A34 / 34LD, PDD STD, DBC DIP TYPE		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

E) ( ) IS REFERENCE

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales