Hardware Description Languages

APPENDIX

A.1 Introduction

This appendix gives a quick introduction to the SystemVerilog and VHDL Hardware Description Languages (HDLs). Many books treat HDLs as programming languages, but HDLs are better understood as a shorthand for describing digital hardware. It is best to begin your design process by planning, on paper or in your mind, the hardware you want. (For example, the MIPS processor consists of an FSM controller and a datapath built from registers, adders, multiplexers, etc.) Then, write the HDL code that implies that hardware to a synthesis tool. A common error among beginners is to write a program without thinking about the hardware that is implied. If you don't know what hardware you are implying, you are almost certain to get something that you don't want. Sometimes, this means extra latches appearing in your circuit in places you didn't expect. Other times, it means that the circuit is much slower than required or it takes far more gates than it would if it were more carefully described.

The treatment in this appendix is unusual in that both SystemVerilog and VHDL are covered together. Discussion of the languages is divided into two columns for literal side-by-side comparison with SystemVerilog on the left and VHDL on the right. When you read the appendix for the first time, focus on one language or the other. Once you know one, you'll quickly master the other if you need it. Religious wars have raged over which HDL is superior. According to a large 2007 user survey [Cooley07], 73% of respondents primarily used Verilog/SystemVerilog and 20% primarily used VHDL, but 41% needed to use both on their project because of legacy code, intellectual property blocks, or because Verilog is better suited to netlists. Thus, many designers need to be bilingual and most CAD tools handle both.

In our experience, the best way to learn an HDL is by example. HDLs have specific ways of describing various classes of logic; these ways are called *idioms*. This appendix will teach you how to write the proper HDL idiom for each type of block and put the blocks together to produce a working system. We focus on a *synthesizable subset* of HDL sufficient to describe any hardware function. When you need to describe a particular kind of hardware, look for a similar example and adapt it to your purpose. The languages contain many other capabilities that are mostly beneficial for writing test fixtures and that are beyond the scope of this book. We do not attempt to define all the syntax of the HDLs rigorously because that is deathly boring and because it tends to encourage thinking of HDLs as programming languages, not shorthand for hardware. Be careful when experimenting with other features in code that is intended to be synthesized. There are many ways to write HDL code whose behavior in simulation and synthesis differ, resulting in improper chip operation or the need to fix bugs after synthesis is complete. The subset of the language covered here has been carefully selected to minimize such discrepancies.

Verilog and SystemVerilog

Verilog was developed by Gateway Design Automation as a proprietary language for logic simulation in 1984. Gateway was acquired by Cadence in 1989 and Verilog was made an open standard in 1990 under the control of Open Verilog International. The language became an IEEE standard in 1995 and was updated in 2001 [IEEE1364-01]. In 2005, it was updated again with minor clarifications; more importantly, SystemVerilog [IEEE 1800-2009] was introduced, which streamlines many of the annoyances of Verilog and adds high-level programming language features that have proven useful in verification. This appendix uses some of SystemVerilog's features.

There are many texts on Verilog, but the IEEE standard itself is readable as well as authoritative.

VHDL

VHDL is an acronym for the VHSIC Hardware Description Language. In turn, VHSIC is an acronym for the Very High Speed Integrated Circuits project. VHDL was originally developed in 1981 by the Department of Defense to describe the structure and function of hardware. Its roots draw from the Ada programming language. The IEEE standardized VHDL in 1987 and updated the standard several times since [IEEE1076-08]. The language was first envisioned for documentation, but quickly was adopted for simulation and synthesis.

VHDL is heavily used by U.S. military contractors and European companies. By some quirk of fate, it also has a majority of university users.

[Pedroni10] offers comprehensive coverage of the language.

A.1.1 Modules

A block of hardware with inputs and outputs is called a *module*. An AND gate, a multiplexer, and a priority circuit are all examples of hardware modules. The two general styles for describing module functionality are *behavioral* and *structural*. Behavioral models describe what a module does. Structural models describe how a module is built from simpler pieces; it is an application of hierarchy. The SystemVerilog and VHDL code in Example A.1 illustrate behavioral descriptions of a module computing a random Boolean function, $Y = \overline{A}\overline{B}\overline{C} + A\overline{B}\overline{C} + A\overline{B}\overline{C}$. Each module has three inputs, A, B, and C, and one output, Y.

Example A.1 Combinational Logic

SystemVerilog

A module begins with a listing of the inputs and outputs. The assign statement describes combinational logic. ~ indicates NOT, & indicates AND, and | indicates OR.

logic signals such as the inputs and outputs are Boolean variables (0 or 1). They may also have floating and undefined values that will be discussed in Section A.2.8.

The logic type was introduced in SystemVerilog. It supersedes the reg type, which was a perennial source of confusion in Verilog. logic should be used everywhere except on nets with multiple drivers, as will be explained in Section A.7.

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity sillyfunction is
  port(a, b, c: in STD_LOGIC;
      y: out STD_LOGIC);
end;
architecture synth of sillyfunction is
begin
  y <= ((not a) and (not b) and (not c)) or
      (a and (not b) and (not c)) or
      (a and (not b) and c);
end;</pre>
```

VHDL code has three parts: the library use clause, the entity declaration, and the architecture body. The library use clause is required and will be discussed in Section A.7. The entity declaration lists the module's inputs and outputs. The architecture body defines what the module does.

VHDL signals such as inputs and outputs must have a type declaration. Digital signals should be declared to be STD_LOGIC type. STD_LOGIC signals can have a value of '0' or '1,' as well as floating and undefined values that will be described in Section A.2.8. The STD_LOGIC type is defined in the IEEE.STD_LOGIC_1164 library, which is why the library must be used.

VHDL lacks a good default order of operations, so Boolean equations should be parenthesized.

The true power of HDLs comes from the higher level of abstraction that they offer as compared to schematics. For example, a 32-bit adder schematic is a complicated structure. The designer must choose what type of adder architecture to use. A carry ripple adder has 32 full adder cells, each of which in turn contains half a dozen gates or a bucketful of transistors. In contrast, the adder can be specified with one line of behavioral HDL code, as shown in Example A.2.

Example A.2 32-Bit Adder


```
VHDI
SystemVerilog
module adder(input logic [31:0] a,
                                                       library IEEE; use IEEE.STD LOGIC 1164.all;
              input logic [31:0] b,
                                                       use IEEE.STD LOGIC UNSIGNED.all;
              output logic [31:0] y);
                                                       entity adder is
  assign y = a + b;
                                                         port(a, b: in STD LOGIC VECTOR(31 downto 0);
                                                                     out STD LOGIC VECTOR(31 downto 0));
endmodule
                                                       end:
Note that the inputs and outputs are 32-bit busses.
                                                       architecture synth of adder is
                                                       begin
                                                          y \le a + b;
                                                       end;
                                                       Observe that the inputs and outputs are 32-bit vectors. They must
                                                       be declared as STD LOGIC VECTOR.
```

A.1.2 Simulation and Synthesis

The two major purposes of HDLs are logic *simulation* and *synthesis*. During simulation, inputs are applied to a module and the outputs are checked to verify that the module operates correctly. During synthesis, the textual description of a module is transformed into logic gates.

A.1.2.1 Simulation. Figure A.1 shows waveforms from a ModelSim simulation of the previous sillyfunction module demonstrating that the module works correctly. Y is true when A, B, and C are 000, 100, or 101, as specified by the Boolean equation.

A.1.2.2 Synthesis. Logic synthesis transforms HDL code into a *netlist* describing the hardware; e.g., logic gates and the wires connecting them. The logic synthesizer may perform optimizations to reduce the amount of hardware required. The netlist may be a text file, or it may be displayed as a schematic to help visualize the circuit. Figure A.2 shows the results of synthesizing the sillyfunction module with Synplify Pro. Notice how the three 3-input AND gates are optimized down to a pair of 2-input ANDs. Similarly, Figure A.3 shows a schematic for the adder module. Each subsequent code example in this appendix is followed by the schematic that it implies.



320 ns

Now:

800 ns

0

0

0

FIGURE A.1 Simulation waveforms

MI a

2Π b

20 c

आ∨

FIGURE A.2 Synthesized silly_function circuit

un8_y




FIGURE A.3 Synthesized adder

A.2 Combinational Logic

The outputs of combinational logic depend only on the current inputs; combinational logic has no memory. This section describes how to write behavioral models of combinational logic with HDLs.

A.2.1 Bitwise Operators

Bitwise operators act on single-bit signals or on multibit busses. For example, the inv module in Example A.3 describes four inverters connected to 4-bit busses.

Example A.3 Inverters

```
SystemVerilog
                                                     VHDL
module inv(input logic [3:0] a,
                                                     library IEEE; use IEEE.STD LOGIC 1164.all;
           output logic [3:0] y);
                                                     entity inv is
                                                       port(a: in STD LOGIC VECTOR(3 downto 0);
  assign y = -a;
                                                             y: out STD LOGIC VECTOR(3 downto 0));
endmodule
                                                     architecture synth of inv is
                                                     begin
                                                       y \le not a;
                                                     end;
                               a[3:0]
                                                               y[3:0]
                                                  y[3:0]
                                                      FIGURE A.4 inv
```

The gates module in HDL Example A.4 demonstrates bitwise operations acting on 4-bit busses for other basic logic functions.

Example A.4 Logic Gates

```
SystemVerilog
                                                        VHDL
module gates(input logic [3:0] a, b,
                                                        library IEEE; use IEEE.STD LOGIC 1164.all;
              output logic [3:0] y1, y2,
                                   y3, y4, y5);
                                                        entity gates is
                                                                       in STD_LOGIC_VECTOR(3 downto 0);
                                                          port(a, b:
   /* Five different two-input logic
                                                                y1, y2, y3, y4,
      gates acting on 4 bit busses */
                                                                y5: out STD LOGIC VECTOR(3 downto 0));
   assign y1 = a \& b; // AND
                                                        end;
   assign y2 = a \mid b;
                          // OR
   assign y3 = a ^ b;
                          // XOR
                                                        architecture synth of gates is
   assign y4 = \sim(a \& b); // NAND
   assign y5 = \sim(a \mid b); // NOR
                                                           -- Five different two-input logic gates
endmodule
                                                          -- acting on 4 bit busses
                                                          y1 <= a and b;
~, ^, and | are examples of SystemVerilog operators, while a, b, and
                                                          y2 \le a \text{ or } b;
y1 are operands. A combination of operators and operands, such as
                                                          y3 <= a xor b;
a & b, or ~(a | b) are called expressions. A complete command
                                                          y4 \le a \text{ nand b};
such as assign y4 = \sim (a \& b); is called a statement.
                                                          y5 <= a nor b;
                                                        end;
```

assign out = in1 op in2; is called a continuous assignment statement. Continuous assignment statements end with a semicolon. Any time the inputs on the right side of the = in a continuous assignment statement change, the output on the left side is recomputed. Thus, continuous assignment statements describe combinational logic.

VHDL (continued)

not, xor, and or are examples of VHDL operators, while a, b, and
y1 are operands. A combination of operators and operands, such as
a and b, or a nor b are called expressions. A complete command such as y4 <= a nand b; is called a statement.</pre>

out <= in1 op in2; is called a concurrent signal assignment statement. VHDL assignment statements end with a semicolon. Any time the inputs on the right side of the <= in a concurrent signal assignment statement change, the output on the left side is recomputed. Thus, concurrent signal assignment statements describe combinational logic.




FIGURE A.5 Gates

A.2.2 Comments and White Space

Example A.4 showed how to format comments. SystemVerilog and VHDL are not picky about the use of white space; i.e., spaces, tabs, and line breaks. Nevertheless, proper indenting and use of blank lines is essential to make nontrivial designs readable. Be consistent in your use of capitalization and underscores in signal and module names.

SystemVerilog

SystemVerilog comments are just like those in C or Java. Comments beginning with /* continue, possibly across multiple lines, to the next */. Comments beginning with // continue to the end of the line.

SystemVerilog is case-sensitive. y1 and y1 are different signals in SystemVerilog. However, using separate signals that only differ in their capitalization is a confusing and dangerous practice.

VHDL

VHDL comments begin with —— and continue to the end of the line. Comments spanning multiple lines must use —— at the beginning of each line.

VHDL is not case-sensitive. y1 and Y1 are the same signal in VHDL. However, other tools that may read your file might be case-sensitive, leading to nasty bugs if you blithely mix uppercase and lowercase.

A.2.3 Reduction Operators

Reduction operators imply a multiple-input gate acting on a single bus. For example, Example A.5 describes an 8-input AND gate with inputs a₀, a₁, ..., a₇.

Example A.5 8-Input AND

SystemVerilog

As one would expect, |, $^{\circ}$, $^{\circ}$, and $^{\circ}$ | reduction operators are available for OR, XOR, NAND, and NOR as well. Recall that a multi-input XOR performs parity, returning TRUE if an odd number of inputs are TRUE.

VHDL

VHDL does not have reduction operators. Instead, it provides the **generate** command (see Section A.8). Alternately, the operation can be written explicitly:

```
entity and8 is
  port(a: in STD_LOGIC_VECTOR(7 downto 0);
     y: out STD_LOGIC);
end;

architecture synth of and8 is
begin
  y <= a(7) and a(6) and a(5) and a(4) and
     a(3) and a(2) and a(1) and a(0);
end;</pre>
```




FIGURE A.6 and8

A.2.4 Conditional Assignment

Conditional assignments select the output from among alternatives based on an input called the *condition*. Example A.6 illustrates a 2:1 multiplexer using conditional assignment.

Example A.6 2:1 Multiplexer

SystemVerilog

The conditional operator ?: chooses, based on a first expression, between a second and third expression. The first expression is called the *condition*. If the condition is 1, the operator chooses the second expression. If the condition is 0, the operator chooses the third expression.

?: is especially useful for describing a multiplexer because, based on a first input, it selects between two others. The following code demonstrates the idiom for a 2:1 multiplexer with 4-bit inputs and outputs using the conditional operator.


VHDL

Conditional signal assignments perform different operations depending on some condition. They are especially useful for describing a multiplexer. For example, a 2:1 multiplexer can use conditional signal assignment to select one of two 4-bit inputs.

?: is also called a *ternary operator* because it takes three inputs. It is used for the same purpose in the C and Java programming languages.

VHDL (continued)

The conditional signal assignment sets y to d0 if s is 0. Otherwise it sets y to d1.



Example A.7 shows a 4:1 multiplexer based on the same principle.

Example A.7 4:1 Multiplexer

SystemVerilog

endmodule

A 4:1 multiplexer can select one of four inputs using nested conditional operators.

If s[1] = 1, then the multiplexer chooses the first expression, (s[0] ? d3 : d2). This expression in turn chooses either d3 or d2 based on s[0] (y = d3 if s[0] = 1 and d2 if s[0] = 0). If s[1] = 0, then the multiplexer similarly chooses the second expression, which gives either d1 or d0 based on s[0].

VHDL

A 4:1 multiplexer can select one of four inputs using multiple else clauses in the conditional signal assignment.

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux4 is
  port(d0, d1,
    d2, d3: in STD_LOGIC_VECTOR(3 downto 0);
    s: in STD_LOGIC_VECTOR(1 downto 0);
    y: out STD_LOGIC_VECTOR(3 downto 0));
end;

architecture synth1 of mux4 is
begin
  y <= d0 when s = "00" else
    d1 when s = "01" else
    d2 when s = "10" else
    d3;
end;</pre>
```

VHDL also supports selected signal assignment statements to provide a shorthand when selecting from one of several possibilities. They are analogous to using a case statement in place of multiple if/else statements in most programming languages. The 4:1 multiplexer can be rewritten with selected signal assignment as

```
architecture synth2 of mux4 is
begin
  with s select y <=
    d0 when "00",
    d1 when "01",
    d2 when "10",
    d3 when others;
end;</pre>
```




Figure A.8 shows the schematic for the 4:1 multiplexer produced by Synplify Pro. The software uses a different multiplexer symbol than this text has shown so far. The multiplexer has multiple data (d) and one-hot enable (e) inputs. When one of the enables is asserted, the associated data is passed to the output. For example, when s[1] = s[0] = 0, the bottom AND gate un1_s_5 produces a 1, enabling the bottom input of the multiplexer and causing it to select d0[3:0].

A.2.5 Internal Variables

Often, it is convenient to break a complex function into intermediate steps. For example, a full adder, described in Section 11.2.1, is a circuit with three inputs and two outputs defined by the equations

$$S = A \oplus B \oplus C_{\text{in}}$$

$$C_{\text{out}} = AB + AC_{\text{in}} + BC_{\text{in}}$$
(A.1)

If we define intermediate signals P and G

$$P = A \oplus B$$

$$G = AB$$
(A.2)

we can rewrite the full adder as

$$S = P \oplus C_{\text{in}}$$

$$C_{\text{out}} = G + PC_{\text{in}}$$
(A.3)

P and G are called *internal variables* because they are neither inputs nor outputs but are only used internal to the module. They are similar to local variables in programming languages. Example A.8 shows how they are used in HDLs.

Example A.8 Full Adder

SystemVerilog

In SystemVerilog, internal signals are usually declared as logic.


VHDL

In VHDL, signals are used to represent internal variables whose values are defined by concurrent signal assignment statements such as $p \le a$ xor b.

library IEEE; use IEEE.STD_LOGIC_1164.all;
entity fulladder is
 port(a, b, cin: in STD_LOGIC;
 s, cout: out STD_LOGIC);
end;

architecture synth of fulladder is
 signal p, g: STD_LOGIC;
begin
 p <= a xor b;
 g <= a and b;

s <= p xor cin;
 cout <= g or (p and cin);
end;</pre>



HDL assignment statements (assign in SystemVerilog and <= in VHDL) take place concurrently. This is different from conventional programming languages like C or Java in which statements are evaluated in the order they are written. In a conventional language, it is important that $S = P \oplus C_{\text{in}}$ comes after $P = A \oplus B$ because the statements are executed sequentially. In an HDL, the order does not matter. Like hardware, HDL assignment statements are evaluated any time the signals on the right-hand side change their value, regardless of the order in which they appear in a module.

A.2.6 Precedence and Other Operators

Notice that we parenthesized the cout computation to define the order of operations as $C_{\text{out}} = G + (P \cdot C_{\text{in}})$, rather than $C_{\text{out}} = (G + P) \cdot C_{\text{in}}$. If we had not used parentheses, the default operation order is defined by the language. Example A.9 specifies this operator precedence from highest to lowest for each language.

Example A.9 Operator Precedence

SystemVerilog

TABLE A.1 SystemVerilog operator precedence

	Ор	Meaning				
Н	~	NOT				
i g	*, /, %	MUL, DIV, MOD				
h	+, -	PLUS, MINUS				
e s	<<,>>	Logical Left / Right Shift				
t	<<<,>>>	Arithmetic Left / Right Shift				
	<, <=, >, >=	Relative Comparison Equality Comparison				
	==, !=					
L	&, ~&	AND, NAND				
o W	^, ~^	XOR, XNOR OR, NOR Conditional				
e s	,~					
t	?:					

The operator precedence for SystemVerilog is much like you would expect in other programming languages. In particular, as shown in Table A.1, AND has precedence over OR. We could take advantage of this precedence to eliminate the parentheses.

assign cout = g | p & cin;

VHDL

TABLE A.2 VHDL operator precedence

	Ор	Meaning
Н	not	NOT
i g h	*,/, mod,rem	MUL, DIV, MOD, REM
e s t	+, -, &	PLUS, MINUS, CONCATENATE
t	rol, ror, srl, sll, sra, sla	Rotate, Shift logical, Shift arithmetic
L o w	=, /=, <, <=, >, >=	Comparison
e s t	and, or, nand, nor, xor	Logical Operations

As shown in Table A.2, multiplication has precedence over addition in VHDL, as you would expect. However, all of the logical operations (and, or, etc.) have equal precedence, unlike what one might expect in Boolean algebra. Thus, parentheses are necessary; otherwise cout <= g or p and cin would be interpreted from left to right as cout <= (g or p) and cin.

Note that the precedence tables include other arithmetic, shift, and comparison operators. See Chapter 11 for hardware implementations of these functions. Subtraction involves a two's complement and addition. Multipliers and shifters use substantially more area (unless they involve easy constants). Division and modulus in hardware is so costly that it may not be synthesizable. Equality comparisons imply N 2-input XORs to determine equality of each bit and an N-input AND to combine all of the bits. Relative comparison involves a subtraction.

A.2.7 Numbers

Numbers can be specified in a variety of bases. Underscores in numbers are ignored and can be helpful to break long numbers into more readable chunks. Example A.10 explains how numbers are written in each language.

SystemVerilog

As shown in Table A.3, SystemVerilog numbers can specify their base and size (the number of bits used to represent them). The format for declaring constants is N'Bvalue, where N is the size in bits. B is the base, and value gives the value. For example 9'h25 indicates a 9-bit number with a value of $25_{16} = 37_{10} = 000100101_2$. SystemVerilog supports 'b for binary (base 2), 'o for octal (base 8), 'd for decimal (base 10), and 'h for hexadecimal (base 16). If the base is omitted, the base defaults to decimal.

If the size is not given, the number is assumed to have as many bits as the expression in which it is being used. Zeros are automatically padded on the front of the number to bring it up to full size. For example, if w is a 6-bit bus, assign w = 'b11 gives w the value 000011. It is better practice to explicitly give the size. An exception is that '0 and '1 are SystemVerilog shorthands for filling a bus with all 0s and all 1s.

TABLE A.3 SystemVerilog numbers

Numbers	Bits	Base	Val	Stored
3'b101	3	2	5	101
'b11	?	2	3	0000011
8'b11	8	2	3	00000011
8'b1010_1011	8	2	171	10101011
3'd6	3	10	6	110
6'042	6	8	34	100010
8'hAB	8	16	171	10101011
42	?	10	42	000101010
'1	?	n/a		11111

VHDL

In VHDL, STD_LOGIC numbers are written in binary and enclosed in single quotes. '0' and '1' indicate logic 0 and 1.

STD LOGIC VECTOR numbers are written in binary or hexadecimal and enclosed in double quotes. The base is binary by default and can be explicitly defined with the prefix x for hexadecimal or B for binary, as shown in Table A.4.

TABLE A.4 VHDL numbers

Numbers	Bits	Base	Val	Stored
"101"	3	2	5	101
B"101"	3	2	5	101
X"AB"	8	16	161	10101011

A.2.8 Zs and Xs

HDLs use z to indicate a floating value. z is particularly useful for describing a tristate buffer, whose output floats when the enable is 0. A bus can be driven by several tristate buffers, exactly one of which should be enabled. Example A.11 shows the idiom for a tristate buffer. If the buffer is enabled, the output is the same as the input. If the buffer is disabled, the output is assigned a floating value (z).

Example A.11 Tristate Buffer


SystemVerilog

```
module tristate(input logic [3:0] a,
               input logic
               output tri
                          [3:0] y);
 assign y = en ? a : 4'bz;
endmodule
```

Notice that y is declared as tri rather than logic. logic signals can only have a single driver. Tristate busses can have multiple drivers, so they should be declared as a net. Two types of nets in SystemVerilog are called tri and trireg. Typically, exactly one driver on a net is active at a time, and the net takes on that value. If no driver is active, a tri floats (z), while a trireg retains the previous value. If no type is specified for an input or output, tri is assumed.

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity tristate is
  port(a: in STD_LOGIC_VECTOR(3 downto 0);
      en: in STD LOGIC;
       y: out STD LOGIC VECTOR(3 downto 0));
end;
architecture synth of tristate is
begin
 y \le "ZZZZ" when en = '0' else a;
end;
```



Similarly, HDLs use x to indicate an invalid logic level. If a bus is simultaneously driven to 0 and 1 by two enabled tristate buffers (or other gates), the result is x, indicating contention. If all the tristate buffers driving a bus are simultaneously OFF, the bus will float, indicated by z.

At the start of simulation, state nodes such as flip-flop outputs are initialized to an unknown state (x in SystemVerilog and u in VHDL). This is helpful to track errors caused by forgetting to reset a flip-flop before its output is used.

If a gate receives a floating input, it may produce an x output when it can't determine the correct output value. Similarly, if it receives an illegal or uninitialized input, it may produce an x output. Example A.12 shows how SystemVerilog and VHDL combine these different signal values in logic gates.

Example A.12 Truth Tables with Undefined and Floating Inputs

SystemVerilog

SystemVerilog signal values are 0, 1, z, and x. Constants starting with z or x are padded with leading zs or xs (instead of 0s) to reach their full length when necessary.

Table A.5 shows a truth table for an AND gate using all four possible signal values. Note that the gate can sometimes determine the output despite some inputs being unknown. For example 0 & z returns 0 because the output of an AND gate is always 0 if either input is 0. Otherwise, floating or invalid inputs cause invalid outputs, displayed as \mathbf{x} .

TABLE A.5 SystemVerilog AND gate truth table with **z** and **x**

&		А					
		0	1	z	х		
	0	0	0	0	0		
	1	0	1	х	х		
В	z	0	х	х	х		
	x	0	х	х	х		

VHDL

VHDL STD LOGIC signals are '0', '1', 'z', 'x', and 'u'.

Table A.6 shows a truth table for an AND gate using all five possible signal values. Notice that the gate can sometimes determine the output despite some inputs being unknown. For example, '0' and 'z' returns '0' because the output of an AND gate is always '0' if either input is '0'. Otherwise, floating or invalid inputs cause invalid outputs, displayed as 'x' in VHDL. Uninitialized inputs cause uninitialized outputs, displayed as 'u' in VHDL.

TABLE A.6 VHDL AND gate truth table with **z**, **x**, and **u**

AND		A					
		0	1	z	x	u	
	0	0	0	0	0	0	
	1	0	1	x	x	u	
В	z	0	x	x	x	u	
	x	0	x	x	x	u	
	u	0	u	u	u	u	

Seeing x or u values in simulation is almost always an indication of a bug or bad coding practice. In the synthesized circuit, this corresponds to a floating gate input or uninitialized state. The x or u may randomly be interpreted by the circuit as 0 or 1, leading to unpredictable behavior.

A.2.9 Bit Swizzling

Often, it is necessary to operate on a subset of a bus or to concatenate, i.e., join together, signals to form busses. These operations are collectively known as *bit swizzling*. In Example A.13, y is given the 9-bit value $c_2c_1d_0d_0d_0c_0101$ using bit swizzling operations.

Example A.13 Bit Swizzling

SystemVerilog VHDL assign $y = \{c[2:1], \{3\{d[0]\}\}, c[0], 3'b101\};$ $y \le c(2 \text{ downto } 1) \& d(0) \& d(0) \& d(0) \&$ c(0) & "101"; The {} operator is used to concatenate busses. {3{d[0]}} indicates three copies of d[0]. The & operator is used to concatenate (join together) busses. y Don't confuse the 3-bit binary constant 3'b101 with bus b. must be a 9-bit STD LOGIC VECTOR. Do not confuse & with the Note that it was critical to specify the length of 3 bits in the constant; and operator in VHDL. otherwise, it would have had an unknown number of leading zeros that might appear in the middle of y. If y were wider than 9 bits, zeros would be placed in the most significant bits.

Example A.14 shows how to split an output into two pieces using bit swizzling and Example A.15 shows how to sign extend a 16-bit number to 32 bits by copying the most significant bit into the upper 16 positions.

Example A.14 Output Splitting

```
VHDL
SystemVerilog
module mul(input logic [7:0] a, b,
                                                      library IEEE; use IEEE.STD LOGIC 1164.all;
                                                      use IEEE.STD LOGIC UNSIGNED.all;
           output logic [7:0] upper, lower);
  assign {upper, lower} = a*b;
                                                      entity mul is
endmodule
                                                        port(a, b: in STD LOGIC VECTOR(7 downto 0);
                                                             upper, lower:
                                                                    out STD_LOGIC_VECTOR(7 downto 0));
                                                      end;
                                                      architecture behave of mul is
                                                        signal prod: STD_LOGIC_VECTOR(15 downto 0);
                                                      begin
                                                        prod <= a * b;
                                                        upper <= prod(15 downto 8);
                                                        lower <= prod(7 downto 0);</pre>
                                                      end;
                                                                  lower[7:0]
                          a[7:0]
                                                          [15:0]
                                                                  upper[7:0]
                                              lower_1[15:0]
                          FIGURE A.11 Multipliers
```

Example A.15 Sign Extension

```
SystemVerilog
                                                         VHDL
module signextend(input logic [15:0] a,
                                                         library IEEE; use IEEE.STD LOGIC 1164.all;
                    output logic [31:0] y);
                                                         entity signext is -- sign extender
                                                            port(a: in STD LOGIC VECTOR (15 downto 0);
   assign y = \{\{16\{a[15]\}\}, a[15:0]\};
                                                                 y: out STD LOGIC VECTOR (31 downto 0));
endmodule
                                                         end;
                                                         architecture behave of signext is
                                                         begin
                                                           y \le X"0000" \& a when a (15) = '0' else X"ffff" & a;
                                                         end;
                                                    [15]
                                                                  y[31:0]
                                                   [15]
                                                    [15]
                                                    [15]
                                                    [15]
                                                    [15]
                                                    [15]
                                                    [15]
                                                    [15]
                                                    [15]
                                                    [15]
                                                    [15]
                                                    [15]
                                                    [15]
                                                    [15]
                                                    [15]
                                              [15:0] [15:0]
                                  a[15:0]
                                  FIGURE A.12 Sign extension
```

A.2.10 Delays

HDL statements may be associated with delays specified in arbitrary units. They are help-ful during simulation to predict how fast a circuit will work (if you specify meaningful delays) and also for debugging purposes to understand cause and effect (deducing the source of a bad output is tricky if all signals change simultaneously in the simulation results). These delays are ignored during synthesis; the delay of a gate produced by the synthesizer depends on its t_{bd} and t_{cd} specifications, not on numbers in HDL code.

Example A.16 adds delays to the original function from Example A.1: $Y = \overline{ABC} + A\overline{BC} + A\overline{BC} + A\overline{BC}$ + $A\overline{BC}$. It assumes inverters have a delay of 1 ns, 3-input AND gates have a delay of 2 ns, and 3-input OR gates have a delay of 4 ns. Figure A.13 shows the simulation waveforms, with y lagging 7 ns of time after the inputs. Note that y is initially unknown at the beginning of the simulation.

SystemVerilog

SystemVerilog files can include a timescale directive that indicates the value of each time unit. The statement is of the form `time-scale unit/step. In this file, each unit is 1ns, and the simulation has 1 ps resolution. If no timescale directive is given in the file, a default unit and step (usually 1 ns for both) is used. In System-Verilog, a #symbol is used to indicate the number of units of delay. It can be placed in assign statements, as well as nonblocking (<=) and blocking (=) assignments that will be discussed in Section A.5.4.

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity example is
  port(a, b, c: in STD LOGIC;
               out STD LOGIC);
       у:
end:
architecture synth of example is
  signal ab, bb, cb, n1, n2, n3: STD LOGIC;
begin
  ab <= not a after 1 ns;
  bb <= not b after 1 ns;
  cb <= not c after 1 ns;
  n1 <= ab and bb and cb after 2 ns;
  n2 <= a and bb and cb after 2 ns;
  n3 <= a and bb and c after 2 ns;
  y <= n1 or n2 or n3 after 4 ns;
end;
```

In VHDL, the after clause is used to indicate delay. The units, in this case, are specified as nanoseconds.




FIGURE A.13 Example simulation waveforms with delays

A.3 Structural Modeling

The previous section discussed *behavioral* modeling, describing a module in terms of the relationships between inputs and outputs. This section examines *structural* modeling, describing a module in terms of how it is composed of simpler modules.

Example A.17 shows how to assemble a 4:1 multiplexer from three 2:1 multiplexers. Each copy of the 2:1 multiplexer is called an *instance*. Multiple instances of the same module are distinguished by distinct names. This is an example of regularity, in which the 2:1 multiplexer is reused three times.

Example A.17 Structural Model of 4:1 Multiplexer

SystemVerilog


The three mux2 instances are called lowmux, highmux, and finalmux. The mux2 module must be defined elsewhere in the SystemVerilog code.

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity mux4 is
  port(d0, d1,
     d2, d3: in STD LOGIC VECTOR(3 downto 0);
             in STD LOGIC VECTOR(1 downto 0);
             out STD LOGIC VECTOR(3 downto 0));
     у:
end:
architecture struct of mux4 is
  component mux2
     port(d0,
      d1: in STD LOGIC VECTOR(3 downto 0);
      s: in STD LOGIC;
      y: out STD LOGIC VECTOR(3 downto 0));
 end component;
 signal low, high: STD_LOGIC_VECTOR(3 downto 0);
begin
 lowmux:
            mux2 port map(d0, d1, s(0), low);
            mux2 port map(d2, d3, s(0), high);
 highmux:
 finalmux: mux2 port map(low, high, s(1), y);
end;
```

The architecture must first declare the mux2 ports using the *component* declaration statement. This allows VHDL tools to check that the component you wish to use has the same ports as the component that was declared somewhere else in another entity statement, preventing errors caused by changing the entity but not the instance. However, component declaration makes VHDL code rather cumbersome.


Note that this architecture of mux4 was named *struct*, while architectures of modules with behavioral descriptions from Section A.2 were named *synth*. VHDL allows multiple architectures (implementations) for the same entity; the architectures are distinguished by name. The names themselves have no significance to the CAD tools, but struct and synth are common. However, synthesizable VHDL code generally contains only one architecture for each entity, so we will not discuss the VHDL syntax to configure which architecture is used when multiple architectures are defined.



Similarly, Example A.18 constructs a 2:1 multiplexer from a pair of tristate buffers. Building logic out of tristates is not recommended, however.

Example A.18 Structural Model of 2:1 Multiplexer


SystemVerilog VHDL module mux2(input logic [3:0] d0, d1, library IEEE; use IEEE.STD LOGIC 1164.all; input logic output tri [3:0] y); entity mux2 is port(d0, d1: in STD LOGIC VECTOR(3 downto 0); tristate t0(d0, ~s, y); in STD LOGIC; s: tristate t1(d1, s, y); у: out STD LOGIC VECTOR(3 downto 0)); end: endmodule architecture struct of mux2 is In SystemVerilog, expressions such as ~s are permitted in the port component tristate list for an instance. Arbitrarily complicated expressions are legal, but port(a: in STD LOGIC VECTOR(3 downto 0); discouraged because they make the code difficult to read. en: in STD LOGIC; Note that y is declared as tri rather than logic because it y: out STD_LOGIC_VECTOR(3 downto 0)); has two drivers. end component; signal sbar: STD LOGIC; begin sbar <= not s; t0: tristate port map(d0, sbar, y); t1: tristate port map(d1, s, y); end; In VHDL, expressions such as **not s** are not permitted in the port map for an instance. Thus, sbar must be defined as a separate signal. tristate en y[3:0] y[3:0]



Example A.19 shows how modules can access part of a bus. An 8-bit wide 2:1 multiplexer is built using two of the 4-bit 2:1 multiplexers already defined, operating on the low and high nibbles of the byte.

FIGURE A.15 mux2

Example A.19 Accessing Parts of Busses



In general, complex systems are designed *hierarchically*. The overall system is described structurally by instantiating its major components. Each of these components is described structurally from its building blocks, and so forth recursively until the pieces are simple enough to describe behaviorally. It is good style to avoid (or at least minimize) mixing structural and behavioral descriptions within a single module.

A.4 Sequential Logic

HDL synthesizers recognize certain idioms and turn them into specific sequential circuits. Other coding styles may simulate correctly, but synthesize into circuits with blatant or subtle errors. This section presents the proper idioms to describe registers and latches.

A.4.1 Registers

The vast majority of modern commercial systems are built with registers using positive edge-triggered D flip-flops. Example A.20 shows the idiom for such flip-flops.

Example A.20 Register

SystemVerilog

A Verilog always statement is written in the form

```
always @(sensitivity list)
  statement;
```

The statement is executed only when the event specified in the sensitivity list occurs. In this example, the statement is $\mathbf{q} <= \mathbf{d}$ (pronounced "q gets d"). Hence, the flip-flop copies \mathbf{d} to \mathbf{q} on the positive edge of the clock and otherwise remembers the old state of \mathbf{q} .

<= is called a nonblocking assignment. Think of it as a regular = sign for now; we'll return to the more subtle points in Section A.5.4. Note that <= is used instead of assign inside an always statement.</p>

As will be seen in subsequent sections, always statements can be used to imply flip-flops, latches, or combinational logic, depending on the sensitivity list and statement. Because of this flexibility, it is easy to produce the wrong hardware inadvertently. SystemVerilog introduces always_ff, always_latch, and always_comb to reduce the risk of common errors. always_ff behaves like always, but is used exclusively to imply flip-flops and allows tools to produce a warning if anything else is implied.

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity flop is
  port(clk: in STD_LOGIC;
        d: in STD_LOGIC_VECTOR(3 downto 0);
        q: out STD_LOGIC_VECTOR(3 downto 0));
end;

architecture synth of flop is
begin
  process(clk) begin
  if clk'event and clk = '1' then
        q <= d;
  end if;
  end process;
end;</pre>
```

A VHDL process is written in the form


```
process(sensitivity list) begin
  statement;
end process;
```

The statement is executed when any of the variables in the sensitivity list change. In this example, the if statement is executed when clk changes, indicated by clk'event. If the change is a rising edge (clk = 'l' after the event), then q <= d. Hence, the flipflop copies d to q on the positive edge of the clock and otherwise remembers the old state of q.

An alternative VHDL idiom for a flip-flop is

```
process(clk) begin
  if RISING_EDGE(clk) then
    q <= d;
  end if;
end process;

RISING_EDGE(clk) is synonymous with clk'event and clk
= '1'.</pre>
```



In SystemVerilog always statements and VHDL process statements, signals keep their old value until an event takes place that explicitly causes them to change. Hence, such code, with appropriate sensitivity lists, can be used to describe sequential circuits with memory. For example, the flip-flop only includes clk in the sensitivity list. It remembers its old value of q until the next rising edge of the clk, even if d changes in the interim.

In contrast, SystemVerilog continuous assignment statements and VHDL concurrent assignment statements are reevaluated any time any of the inputs on the right-hand side changes. Therefore, such code necessarily describes combinational logic.

A.4.2 Resettable Registers

When simulation begins or power is first applied to a circuit, the output of the flop is unknown. This is indicated with x in SystemVerilog and 'u' in VHDL. Generally, it is good practice to use resettable registers so that on power up you can put your system in a known state. The reset may be either synchronous or asynchronous. Recall that synchronous reset occurs on the rising edge of the clock, while asynchronous reset occurs immediately. Example A.21 demonstrates the idioms for flip-flops with synchronous and asynchronous resets. Note that distinguishing synchronous and asynchronous reset in a schematic can be difficult. The schematic produced by Synplify Pro places synchronous reset on the left side of a flip-flop and synchronous reset at the bottom.

Synchronous reset takes fewer transistors and reduces the risk of timing problems on the trailing edge of reset. However, if clock gating is used, care must be taken that all flipflops reset properly at startup.

Example A.21 Resettable Register

```
SystemVerilog
                                                  VHDL
module flopr(input logic
                               clk,
                                                  library IEEE; use IEEE.STD LOGIC 1164.all;
            input logic
                               reset,
             input logic [3:0] d,
                                                  entity flopr is
             output logic [3:0] q);
                                                    port(clk,
                                                         reset: in STD LOGIC;
  // synchronous reset
                                                         d: in STD LOGIC VECTOR(3 downto 0);
                                                               out STD LOGIC VECTOR(3 downto 0));
  always ff @(posedge clk)
                                                         q:
    if (reset) q <= 4'b0;
                                                  end;
              q <= d;
     else
endmodule
                                                  architecture synchronous of flopr is
module flopr(input logic
                               clk,
                                                    process(clk) begin
            input logic
                              reset,
                                                      if clk'event and clk = '1' then
             input logic [3:0] d,
                                                        if reset = '1' then
             output logic [3:0] q);
                                                          q \le "0000";
                                                        else q <= d;
  // asynchronous reset
                                                        end if;
  always ff @(posedge clk, posedge reset)
                                                      end if;
   if (reset) q <= 4'b0;
                                                    end process;
   else
          q <= d;
                                                  end;
endmodule
```

SystemVerilog (continued)

Multiple signals in an always statement sensitivity list are separated with a comma or the word or. Notice that posedge reset is in the sensitivity list on the asynchronously resettable flop, but not on the synchronously resettable flop. Thus, the asynchronously resettable flop immediately responds to a rising edge on reset, but the synchronously resettable flop only responds to reset on the rising edge of the clock.

Because the modules above have the same name, flopr, you must only include one or the other in your design.


VHDL (continued)

```
architecture asynchronous of flopr is
begin
  process(clk, reset) begin
  if reset = '1' then
    q <= "0000";
  elsif clk'event and clk = '1' then
    q <= d;
  end if;
  end process;
end;</pre>
```

Multiple signals in a **process** sensitivity list are separated with a comma. Notice that **reset** is in the sensitivity list on the asynchronously resettable flop, but not on the synchronously resettable flop. Thus, the asynchronously resettable flop immediately responds to a rising edge on **reset**, but the synchronously resettable flop only responds to **reset** on the rising edge of the clock.

Recall that the state of a flop is initialized to 'u' at startup during VHDL simulation.

As mentioned earlier, the name of the architecture (asynchronous or synchronous, in this example) is ignored by the VHDL tools but may be helpful to someone reading the code. Because both architectures describe the entity flopr, you should only include one or the other in your design.



A.4.3 Enabled Registers


Enabled registers only respond to the clock when the enable is asserted. Example A.22 shows a synchronously resettable enabled register that retains its old value if both reset and en are FALSE.

Example A.22 Resettable Enabled Register

```
SystemVerilog
                                                    VHDL
module flopenr(input logic
                                                    library IEEE; use IEEE.STD LOGIC 1164.all;
                                   clk,
               input logic
                                   reset,
               input logic
                                                    entity flopenr is
                                   en,
               input logic [3:0] d,
                                                      port(clk,
               output logic [3:0] q);
                                                           reset,
                                                           en: in STD_LOGIC;
  // synchronous reset
                                                           d: in STD LOGIC VECTOR(3 downto 0);
 always ff @(posedge clk)
                                                           q: out STD LOGIC VECTOR(3 downto 0));
           (reset) q <= 4'b0;
                                                    end;
    else if (en) q <= d;
endmodule
                                                    architecture synchronous of flopenr is
                                                    -- synchronous reset
                                                    begin
                                                      process(clk) begin
                                                        if clk'event and clk = '1' then
                                                          if reset = '1' then
                                                            q <= "0000";
                                                          elsif en = '1' then
                                                            q \ll d;
                                                          end if;
                                                        end if;
                                                      end process;
                                                    end;
                          clk
                                              D[3:0]
                       d[3:0]
                                                      Q[3:0]
                                             Ε
                          en
                                                   R
                        reset
                       FIGURE A.19 flopenr
```

A.4.4 Multiple Registers

A single always / process statement can be used to describe multiple pieces of hardware. For example, consider describing a synchronizer made of two back-to-back flip-flops, as shown in Figure A.20. Example A.23 describes the synchronizer. On the rising edge of clk, d is copied to n1. At the same time, n1 is copied to q.



Example A.23 Synchronizer

```
SystemVerilog
                                                    VHDL
module sync(input logic clk,
                                                    library IEEE; use IEEE.STD LOGIC 1164.all;
            input logic d,
            output logic q);
                                                    entity sync is
                                                      port(clk: in STD LOGIC;
                                                           d: in STD LOGIC;
 logic n1;
                                                           q:
                                                              out STD LOGIC);
 always ff @(posedge clk)
                                                    end;
    begin
     n1 \le d;
                                                    architecture synth of sync is
      q \ll n1;
                                                      signal n1: STD LOGIC;
    end
endmodule
                                                      process(clk) begin
                                                        if clk'event and clk = '1' then
                                                          n1 \le d;
                                                          q \le n1;
                                                        end if;
                                                      end process;
                                                    end;
                               FIGURE A.21 sync
```

A.4.5 Latches

Recall that a D latch is transparent when the clock is HIGH, allowing data to flow from input to output. The latch becomes opaque when the clock is LOW, retaining its old state. Example A.24 shows the idiom for a D latch.


Example A.24 D Latch

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity latch is
  port(clk: in STD_LOGIC;
        d: in STD_LOGIC_VECTOR(3 downto 0);
        q: out STD_LOGIC_VECTOR(3 downto 0));
end;

architecture synth of latch is
begin
  process(clk, d) begin
  if clk = '1' then q <= d;
  end if;
  end process;
end;</pre>
```

The sensitivity list contains both clk and d, so the process evaluates any time clk or d changes. If clk is HIGH, d flows through to q.



Not all synthesis tools support latches well. Unless you know that your tool supports latches and you have a good reason to use them, avoid them and use edge-triggered flip-flops instead. Furthermore, take care that your HDL does not imply any unintended latches, something that is easy to do if you aren't attentive. Many synthesis tools warn you if a latch is created; if you didn't expect one, track down the bug in your HDL. And if you don't know whether you intended to have a latch or not, you are probably approaching HDLs like programming languages and have bigger problems lurking.

A.4.6 Counters

Consider two ways of describing a 4-bit counter with synchronous reset. The first scheme (behavioral) implies a sequential circuit containing both the 4-bit register and an adder. The second scheme (structural) explicitly declares modules for the register and adder. Either scheme is good for a simple circuit such as a counter. As you develop more complex finite state machines, it is a good idea to separate the next state logic from the registers in your HDL code. Examples A.25 and A.26 demonstrate these styles.


Example A.25 Counter (Behavioral Style)

SystemVerilog module counter(input lo

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
use IEEE.STD LOGIC UNSIGNED.all;
entity counter is
  port(clk: in STD_LOGIC;
      reset: in STD LOGIC;
            out STD LOGIC VECTOR(3 downto 0));
end:
architecture synth of counter is
  signal q int: STD LOGIC VECTOR(3 downto 0);
begin
  process(clk) begin
    if clk'event and clk = '1' then
      if reset = '1' then q int <= "0000";
      else q_int <= q_int + "0001";
      end if;
    end if;
  end process;
  q <= q_int;</pre>
end;
```

In VHDL, an output cannot also be used on the right-hand side in an expression; $\mathbf{q} <= \mathbf{q} + \mathbf{1}$ would be illegal. Thus, an internal stat signal \mathbf{q}_{int} is defined, and the output \mathbf{q} is a copy of \mathbf{q}_{int} . This is discussed further in Section A.7.



Example A.26 Counter (Structural Style)

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity counter is
 port(clk: in STD LOGIC;
       reset: in STD LOGIC;
             out STD LOGIC VECTOR(3 downto 0));
end:
architecture struct of counter is
  component flopr
   port(clk: in STD_LOGIC;
        reset: in STD LOGIC;
            in STD_LOGIC_VECTOR(3 downto 0);
               out STD LOGIC VECTOR(3 downto 0));
        q:
 end component;
 component adder
   port(a, b: in STD_LOGIC_VECTOR(3 downto 0);
        у:
              out STD LOGIC VECTOR(3 downto 0));
  end component;
 signal nextq, q_int: STD_LOGIC_VECTOR(3 downto 0);
begin
  qflop: flopr port map(clk, reset, nextq, q_int);
  inc: adder port map(q int, "0001", nextq);
 q <= q_int;</pre>
end;
```




FIGURE A.24 Counter (structural)

A.4.7 Shift Registers

Example A.27 describes a shift register with a parallel load input.

Example A.27 Shift Register with Parallel Load

```
VHDL
SystemVerilog
module shiftreg(input logic
                                                    library IEEE; use IEEE.STD LOGIC 1164.ALL;
                                    clk,
                input logic
                                    reset, load,
                                                    use IEEE.STD LOGIC UNSIGNED.ALL;
                input logic
                                    sin,
                input logic [3:0] d,
                                                    entity shiftreg is
                output logic [3:0] q,
                                                      port(clk, reset,
                output logic
                                   sout);
                                                           load: in STD LOGIC;
                                                           sin: in STD LOGIC;
 always ff @(posedge clk)
                                                                in STD LOGIC VECTOR(3 downto 0);
                                                           q: out STD LOGIC VECTOR(3 downto 0);
    if (reset)
                q <= 0;
    else if (load) q <= d;
                                                           sout: out STD LOGIC);
    else
                 q \le \{q[2:0], sin\};
                                                    end;
  assign sout = q[3];
                                                    architecture synth of shiftreg is
endmodule
                                                      signal q_int: STD_LOGIC_VECTOR(3 downto 0);
                                                      process(clk) begin
                                                        if clk'event and clk = '1' then
                                                          if reset = '1' then q_int <= "0000";</pre>
                                                          elsif load = '1' then q int <= d;
                                                          else q int <= q int(2 downto 0) & sin;
                                                          end if;
                                                        end if;
                                                      end process;
                                                           <= q int;
                                                      sout \leq q int(3);
                                                    end;
                                                                          sout
                     load
                             [2:0]
                                                                          q[3:0]
                                                        D[3:0] Q[3:0]
                      sin
                                                                     [3:0]
                                                            R
                    d[3:0]
                    reset
                   FIGURE A.25 Synthesized shiftreg
```

A.5 Combinational Logic with Always / Process Statements

In Section A.2, we used assignment statements to describe combinational logic behaviorally. SystemVerilog always statements and VHDL process statements are used to

describe sequential circuits because they remember the old state when no new state is prescribed. However, always / process statements can also be used to describe combinational logic behaviorally if the sensitivity list is written to respond to changes in all of the inputs and the body prescribes the output value for every possible input combination. For example, Example A.28 uses always / process statements to describe a bank of four inverters (see Figure A.4 for the schematic).

A.5

Example A.28 Inverter (Using always / process)

SystemVerilog

always_comb is equivalent to always @(*) and is the preferred way of describing combinational logic in SystemVerilog. always_comb reevaluates the statements inside the always statement any time any of the signals on the right-hand side of <= or = inside the always statement change. Thus, always_comb is a safe way to model combinational logic. In this particular example, always @(a) would also have sufficed.

The = in the always statement is called a blocking assignment, in contrast to the <= nonblocking assignment. In SystemVerilog, it is good practice to use blocking assignments for combinational logic and nonblocking assignments for sequential logic. This will be discussed further in Section A.5.4.

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity inv is
  port(a: in STD_LOGIC_VECTOR(3 downto 0);
     y: out STD_LOGIC_VECTOR(3 downto 0));
end;
architecture proc of inv is
begin
  process(a) begin
  y <= not a;
end process;
end;</pre>
```

The begin and end process statements are required in VHDL even though the process only contains one assignment.

HDLs support *blocking* and *nonblocking assignments* in an always / process statement. A group of blocking assignments are evaluated in the order they appear in the code, just as one would expect in a standard programming language. A group of nonblocking assignments is evaluated concurrently; all of the expressions on the right-hand sides are evaluated before any of the left-hand sides are updated. For reasons that will be discussed in Section A.5.4, it is most efficient to use blocking assignments for combinational logic and safest to use nonblocking assignments for sequential logic.

SystemVerilog

In an always statement, = indicates a blocking assignment and <= indicates a nonblocking assignment.

Do not confuse either type with continuous assignment using the assign statement. assign statements are normally used outside always statements and are also evaluated concurrently.

VHDL

In a VHDL process statement, := indicates a blocking assignment and <= indicates a nonblocking assignment (also called a concurrent assignment). This is the first section where := is introduced.

Nonblocking assignments are made to outputs and to signals. Blocking assignments are made to variables, which are declared in process statements (see the next example).

<= can also appear outside process statements, where it is also evaluated concurrently.

Example A.29 defines a full adder using intermediate signals p and g to compute s and cout. It produces the same circuit from Figure A.9, but uses always / process statements in place of assignment statements.

Example A.29 Full Adder (Using always / process)

In this case, always <code>@(a, b, cin)</code> or always <code>@(*)</code> would have been equivalent to always_comb. All three reevaluate the contents of the always block any time a, b, or cin change. However, always_comb is preferred because it is succinct and allows SystemVerilog tools to generate a warning if the block inadvertently describes sequential logic.

Notice that the begin / end construct is necessary because multiple statements appear in the always statement. This is analogous to { } in C or Java. The begin / end was not needed in the flopr example because if / else counts as a single statement.

This example uses blocking assignments, first computing p, then g, then g, and finally cout.

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity fulladder is
  port(a, b, cin: in STD LOGIC;
                   out STD LOGIC);
       s, cout:
end:
architecture synth of fulladder is
  process (a, b, cin)
    variable p, g: STD LOGIC;
  begin
   p := a xor b; -- blocking
    g := a and b; -- blocking
    s <= p xor cin;
    cout <= g or (p and cin);</pre>
  end process;
end:
```

The process sensitivity list must include a, b, and cin because combinational logic should respond to changes of any input. If any of these inputs were omitted, the code might synthesize to sequential logic or might behave differently in simulation and synthesis.

This example uses blocking assignments for \mathbf{p} and \mathbf{g} so that they get their new values before being used to compute \mathbf{s} and \mathbf{cout} that depend on them.

Because p and g appear on the left-hand side of a blocking assignment (:=) in a process statement, they must be declared to be variable rather than signal. The variable declaration appears before the begin in the process where the variable is used.

These two examples are poor applications of always / process statements for modeling combinational logic because they require more lines than the equivalent approach with assign statements from Section A.2.1. Moreover, they pose the risk of inadvertently implying sequential logic if the sensitivity list leaves out inputs. However, case and if statements are convenient for modeling more complicated combinational logic. case and if statements can only appear within always / process statements.

A.5.1 Case Statements

A better application of using the always / process statement for combinational logic is a 7-segment display decoder that takes advantage of the case statement, which must appear inside an always / process statement.

The design process for describing large blocks of combinational logic with Boolean equations is tedious and prone to error. HDLs offer a great improvement, allowing you to specify the function at a higher level of abstraction, then automatically synthesize the function into gates. Example A.30 uses case statements to describe a 7-segment display decoder based on its truth table. A 7-segment display is shown in Figure A.26. The




FIGURE A.26
7-segment display

decoder takes a 4-bit number and displays its decimal value on the segments. For example, the number 0111 = 7 should turn on segments a, b, and c.

A.5

The case statement performs different actions depending on the value of its input. A case statement implies combinational logic if all possible input combinations are considered; otherwise it implies sequential logic because the output will keep its old value in the undefined cases.

Example A.30 Seven-Segment Display Decoder

SystemVerilog module sevenseg(input logic [3:0] data, output logic [6:0] segments); always_comb case (data) // abc defq 0: segments = 7'b111 1110; 1: segments = 7'b011 0000; 2: segments = 7'b110 1101; 3: segments = 7'b111 1001; 4: segments = 7'b011 0011; 5: segments = 7'b101 1011; 6: segments = 7'b101_1111; 7: segments = 7'b111 0000; 8: segments = 7'b111 1111; 9: segments = 7'b111 1011; default: segments = 7'b000 0000; endcase endmodule

The **default** clause is a convenient way to define the output for all cases not explicitly listed, guaranteeing combinational logic.

In SystemVerilog, case statements must appear inside always statements.

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity seven seg decoder is
  port(data: in STD_LOGIC_VECTOR(3 downto 0);
    segments: out STD LOGIC VECTOR(6 downto 0));
end;
architecture synth of seven seg decoder is
 process(data) begin
   case data is
                                abcdefq
     when X"0" => segments <= "1111110";
     when X"1" => segments <= "0110000";
     when X"2" => segments <= "1101101";
     when X"3" => segments <= "1111001";
     when X"4" => segments <= "0110011";
     when X"5" => segments <= "1011011";
     when X"6" => segments <= "1011111";
     when X"7" => segments <= "1110000";
     when X"8" => segments <= "1111111";
     when X"9" => segments <= "1111011";
     when others => segments <= "0000000";
   end case;
  end process;
end:
```

The case statement checks the value of data. When data is 0, the statement performs the action after the =>, setting segments to 1111110. The case statement similarly checks other data values up to 9 (note the use of x for hexadecimal numbers). The others clause is a convenient way to define the output for all cases not explicitly listed, guaranteeing combinational logic.

Unlike Verilog, VHDL supports selected signal assignment statements (see Section A.2.4), which are much like case statements but can appear outside processes. Thus, there is less reason to use processes to describe combinational logic.

Synplify Pro synthesizes the 7-segment display decoder into a read-only memory (ROM) containing the seven outputs for each of the 16 possible inputs. Other tools might generate a rat's nest of gates.





FIGURE A.27 sevenseg

If the default or others clause were left out of the case statement, the decoder would have remembered its previous output whenever data were in the range of 10–15. This is strange behavior for hardware, and is not combinational logic.

Ordinary decoders are also commonly written with case statements. Example A.31 describes a 3:8 decoder.

Example A.31 3:8 Decoder

```
SystemVerilog
                                                           VHDL
module decoder3_8(input logic [2:0] a,
                                                           library IEEE; use IEEE.STD LOGIC 1164.all;
                     output logic [7:0] y);
                                                           entity decoder3 8 is
                                                             port(a: in STD LOGIC VECTOR(2 downto 0);
  always comb
                                                                   y: out STD LOGIC VECTOR(7 downto 0));
    case (a)
       3'b000: y = 8'b00000001;
                                                           end;
       3'b001: y = 8'b00000010;
       3'b010: y = 8'b00000100;
                                                           architecture synth of decoder3 8 is
       3'b011: y = 8'b00001000;
                                                           begin
      3'b100: y = 8'b00010000;
                                                             process(a) begin
      3'b101: y = 8'b00100000;
                                                               case a is
       3'b110: y = 8'b01000000;
                                                                  when "000" \Rightarrow y \iff "00000001";
       3'b111: y = 8'b10000000;
                                                                  when "001" \Rightarrow y \iff "00000010";
                                                                  when "010" \Rightarrow y \iff "00000100";
    endcase
endmodule
                                                                  when "011" \Rightarrow y \Leftarrow "00001000";
                                                                  when "100" \Rightarrow y \iff "00010000";
No default statement is needed because all cases are covered.
                                                                  when "101" \Rightarrow y \iff "00100000";
                                                                  when "110" \Rightarrow y \Leftarrow "01000000";
                                                                  when "111" \Rightarrow y \Leftarrow "10000000";
                                                                  when others => y <= (OTHERS => 'X');
                                                               end case;
                                                             end process;
                                                           end;
                                                           Some VHDL tools require an others clause because combinations
                                                           such as "1zx" are not covered. y <= (OTHERS => 'X') sets all
                                                           the bits of y to X; this is an unrelated use of the keyword OTHERS.
```



A.5.2 If Statements

always / process statements can also contain if statements. The if may be followed by an else statement. When all possible input combinations are handled, the statement implies combinational logic; otherwise it produces sequential logic (like the latch in Section A.4.5).

Example A.32 uses if statements to describe a 4-bit priority circuit that sets one output TRUE corresponding to the most significant input that is TRUE.

SystemVerilog

```
module priorityckt(input logic [3:0] a, output logic [3:0] y);


always_comb
    if (a[3]) y = 4'b1000;
    else if (a[2]) y = 4'b0100;
    else if (a[1]) y = 4'b0010;
    else if (a[0]) y = 4'b0001;
    else y = 4'b0000;
endmodule
```

In SystemVerilog, if statements must appear inside always statements.

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity priorityckt is
  port(a: in STD LOGIC VECTOR(3 downto 0);
       y: out STD LOGIC VECTOR(3 downto 0));
end;
architecture synth of priorityckt is
begin
  process(a) begin
         a(3) = '1' \text{ then } y \le "1000";
    elsif a(2) = '1' then y \le "0100";
    elsif a(1) = '1' then y \le "0010";
    elsif a(0) = '1' then y <= "0001";
    else
                           y \le "0000";
    end if;
  end process;
end;
```

Unlike Verilog, VHDL supports conditional signal assignment statements (see Section A.2.4), which are much like if statements but can appear outside processes. Thus, there is less reason to use processes to describe combinational logic.



A.5.3 SystemVerilog Casez

(This section may be skipped by VHDL users.) SystemVerilog also provides the casez statement to describe truth tables with don't cares (indicated with? in the casez statement). Example A.33 shows how to describe a priority circuit with casez.


A.5



Example A.33 Priority Circuit Using casez

```
SystemVerilog
module priority casez(input logic [3:0] a,
                      output logic [3:0] y);
  always comb
    casez(a)
      4'b1???: y = 4'b1000;
      4'b01??: y = 4'b0100;
      4'b001?: y = 4'b0010;
      4'b0001: y = 4'b0001;
      default: y = 4'b0000;
   endcase
endmodule
```

Synplify Pro synthesizes a slightly different circuit for this module, shown in Figure A.30, than it did for the priority circuit in Figure A.29. However, the circuits are logically equivalent.



A.5.4 Blocking and Nonblocking Assignments

The following guidelines explain when and how to use each type of assignment. If these guidelines are not followed, it is possible to write code that appears to work in simulation, but synthesizes to incorrect hardware. The optional remainder of this section explains the principles behind the guidelines.



SystemVerilog

1. Use always ff @(posedge clk) and nonblocking assignments to model synchronous sequential logic.

```
always ff @(posedge clk)
 begin
    n1 <= d; // nonblocking
    q <= n1; // nonblocking
  end
```

2. Use continuous assignments to model simple combinational logic.

```
assign y = s ? d1 : d0;
```

VHDL

1. Use process(clk) and nonblocking assignments to model synchronous sequential logic.

```
process(clk) begin
  if clk'event and clk = '1' then
    n1 <= d; -- nonblocking
    q <= n1; -- nonblocking
  end if;
end process;
```

2. Use concurrent assignments outside **process** statements to model simple combinational logic.

```
y \le d0 when s = '0' else d1;
```

SystemVerilog (continued)

Use always_comb and blocking assignments to model more complicated combinational logic where the always statement is helpful.

```
always_comb
begin
  p = a ^ b; // blocking
  g = a & b; // blocking
  s = p ^ cin;
  cout = g | (p & cin);
end
```

 Do not make assignments to the same signal in more than one always statement or continuous assignment statement. Exception: tristate busses.

VHDL (continued)

Use process(in1, in2, ...) to model more complicated combinational logic where the process is helpful.
 Use blocking assignments to internal variables.

```
process(a, b, cin)
  variable p, g: STD_LOGIC;
begin
  p := a xor b; -- blocking
  g := a and b; -- blocking
  s <= p xor cin;
  cout <= g or (p and cin);
end process;</pre>
```

 Do not make assignments to the same variable in more than one process or concurrent assignment statement. Exception: tristate busses.



A.5.4.1 Combinational Logic

The full adder from Example A.29 is correctly modeled using blocking assignments. This section explores how it operates and how it would differ if nonblocking assignments had been used.

Imagine that a, b, and cin are all initially 0. p, g, s, and cout are thus 0 as well. At some time, a changes to 1, triggering the always / process statement. The four blocking assignments evaluate in the order shown below. Note that p and g get their new value before s and cout are computed because of the blocking assignments. This is important because we want to compute s and cout using the new values of p and g.

```
    p←1⊕0=1
    g←1·0=0
    s←1⊕0=1
    cout←0+1·0=0
```

Example A.34 illustrates the use of nonblocking assignments (not recommended).

Example A.34 Full Adder Using Nonblocking Assignments

VHDL

```
-- nonblocking assignments (not recommended)
library IEEE; use IEEE.STD_LOGIC_1164.all;

entity fulladder is
  port(a, b, cin: in STD_LOGIC;
      s, cout: out STD_LOGIC);
end;

architecture nonblocking of fulladder is
  signal p, g: STD_LOGIC;
begin
  process (a, b, cin, p, g) begin
  p <= a xor b; -- nonblocking
  g <= a and b; -- nonblocking</pre>
```

VHDL (continued)

```
s <= p xor cin;
cout <= g or (p and cin);
end process;
end;</pre>
```

Because p and g appear on the left-hand side of a nonblocking assignment in a process statement, they must be declared to be signal rather than variable. The signal declaration appears before the begin in the architecture, not the process.

Consider the same case of a rising from 0 to 1 while b and cin are 0. The four non-blocking assignments evaluate concurrently as follows:

A.5

$$p \leftarrow 1 \oplus 0 = 1$$
 $q \leftarrow 1 \cdot 0 = 0$ $s \leftarrow 0 \oplus 0 = 0$ $cout \leftarrow 0 + 0 \cdot 0 = 0$

Observe that s is computed concurrently with p and hence uses the old value of p, not the new value. Hence, s remains 0 rather than becoming 1. However, p does change from 0 to 1. This change triggers the always / process statement to evaluate a second time as follows:

$$p \leftarrow 1 \oplus 0 = 1$$
 $g \leftarrow 1 \cdot 0 = 0$ $s \leftarrow 1 \oplus 0 = 1$ $cout \leftarrow 0 + 1 \cdot 0 = 0$

This time, p was already 1, so s correctly changes to 1. The nonblocking assignments eventually reached the right answer, but the always / process statement had to evaluate twice. This makes simulation more time consuming, although it synthesizes to the same hardware.

Another drawback of nonblocking assignments in modeling combinational logic is that the HDL will produce the wrong result if you forget to include the intermediate variables in the sensitivity list, as shown below.

SystemVerilog

If the sensitivity list of the always statement were written as always @(a, b, cin) rather than always_comb or always @(*), then the statement would not reevaluate when p or g change. In the previous example, s would be incorrectly left at 0, not 1.

VHDL

If the sensitivity list of the process were written as process (a, b, cin) rather than always process (a, b, cin, p, g), then the statement would not reevaluate when p or g change. In the previous example, s would be incorrectly left at 0, not 1.

Worse yet, some synthesis tools will synthesize the correct hardware even when a faulty sensitivity list causes incorrect simulation. This leads to a mismatch between the simulation results and what the hardware actually does.

A.5.4.2 Sequential Logic

The synchronizer from Example A.23 is correctly modeled using nonblocking assignments. On the rising edge of the clock, d is copied to n1 at the same time that n1 is copied to q, so the code properly describes two registers. For example, suppose initially that d=0, n1=1, and q=0. On the rising edge of the clock, the following two assignments occur concurrently, so that after the clock edge, n1=0 and q=1.



$$n1 \leftarrow d = 0 \quad q \leftarrow n1 = 1$$

Example A.35 incorrectly tries to describe the same module using blocking assignments. On the rising edge of clk, d is copied to nl. This new value of nl is then copied to q, resulting in d improperly appearing at both nl and q. If d = 0 and nl = 1, then after the clock edge, nl = q = 0.

```
1. n1 \leftarrow d = 0
2. q \leftarrow n1 = 0
```

Because n1 is invisible to the outside world and does not influence the behavior of q, the synthesizer optimizes it away entirely, as shown in Figure A.31.

Example A.35 Bad Synchronizer with Blocking Assignment

```
SystemVerilog
                                                   VHDL
// Bad implementation using blocking assignments
                                                   -- Bad implementation using blocking assignment
module syncbad(input logic clk,
                                                   library IEEE; use IEEE.STD LOGIC 1164.all;
              input logic d,
               output logic q);
                                                   entity syncbad is
                                                     port(clk: in STD LOGIC;
  logic n1;
                                                         d: in STD_LOGIC;
                                                          q: out STD LOGIC);
  always ff @(posedge clk)
                                                   end:
   begin
     n1 = d; // blocking
                                                   architecture bad of syncbad is
     q = n1; // blocking
   end
                                                     process(clk)
endmodule
                                                       variable n1: STD LOGIC;
                                                     begin
                                                       if clk'event and clk = '1' then
                                                        n1 := d; -- blocking
                                                        q \le n1;
                                                       end if;
                                                     end process;
                                                   end;
                                     FIGURE A.31 syncbad
```

The moral of this illustration is to use nonblocking assignment in always statements exclusively when modeling sequential logic. With sufficient cleverness, such as reversing the orders of the assignments, you could make blocking assignments work correctly, but blocking assignments offer no advantages and only introduce the risk of unintended behavior. Certain sequential circuits will not work with blocking assignments no matter what the order.

A.6 Finite State Machines

There are two styles of finite state machines. In *Mealy machines* (Figure A.32(a)), the output is a function of the current state and inputs. In *Moore machines* (Figure A.32(b)), the output is a function of the current state only. In both types, the FSM can be partitioned into a state register, next state logic, and output logic. HDL descriptions of state machines are correspondingly divided into these same three parts.




FIGURE A.32 Mealy and Moore machines

A.6.1 FSM Example

Example A.36 describes the divide-by-3 FSM from Figure A.33. It provides a synchronous reset to initialize the FSM. The state register uses the ordinary idiom for flip-flops. The next state and output logic blocks are combinational. This is an example of a Moore machine; indeed, the FSM has no inputs, only a clock and reset.




FIGURE A.33 Divide-by-3 counter state transition diagram

Example A.36 Divide-by-3 Finite State Machine

```
SystemVerilog
                                                   library IEEE; use IEEE.STD LOGIC 1164.all;
module divideby3FSM(input logic clk,
                    input logic reset,
                                                   entity divideby3FSM is
                    output logic y);
                                                      port(clk, reset: in STD LOGIC;
                                                                      out STD LOGIC);
  logic [1:0] state, nextstate;
                                                   end;
  // State Register
                                                   architecture synth of divideby3FSM is
  always ff @(posedge clk)
                                                      signal state, nextstate:
    if (reset) state <= 2'b00;
                                                       STD LOGIC VECTOR(1 downto 0);
    else
              state <= nextstate;
                                                   begin
                                                      -- state register
  // Next State Logic
                                                      process(clk) begin
  always comb
                                                        if clk'event and clk = '1' then
    case (state)
                                                          if reset = '1' then state <= "00";
      2'b00: nextstate = 2'b01;
                                                          else state <= nextstate;
      2'b01: nextstate = 2'b10;
                                                          end if;
      2'b10: nextstate = 2'b00;
                                                       end if;
      default: nextstate = 2'b00;
                                                      end process;
    endcase
                                                                                            (continues)
```

SystemVerilog (continued)

```
// Output Logic
  assign y = (state == 2'b00);
endmodule
```

Notice how a case statement is used to define the state transition table. Because the next state logic should be combinational, a default is necessary even though the state 11 should never arise.

The output y is 1 when the state is 00. The *equality comparison* a == b evaluates to 1 if a equals b and 0 otherwise. The *inequality comparison* a != b does the inverse, evaluating to 1 if a does not equal b.

VHDL (continued)

The output y is 1 when the state is 00. The equality comparison a = b evaluates to true if a equals b and false otherwise. The inequality comparison $a \neq b$ does the inverse, evaluating to true if a does not equal b.

Synplify Pro just produces a block diagram and state transition diagram for state machines; it does not show the logic gates or the inputs and outputs on the arcs and states. Therefore, be careful that you have correctly specified the FSM in your HDL code. Design Compiler and other synthesis tools show the gate-level implementation. Figure A.34 shows a state transition diagram; the double circle indicates that S0 is the reset state.




FIGURE A.34 divideby3fsm

Note that each always / process statement implies a separate block of logic. Therefore, a given signal can be assigned in only one always / process. Otherwise, two pieces of hardware with shorted outputs will be implied.

A.6.2 State Enumeration

SystemVerilog and VHDL supports *enumeration* types as an abstract way of representing information without assigning specific binary encodings. For example, the divide-by-3 finite state machine described in Example A.36 uses three states. We can give the states names using the enumeration type rather than referring to them by binary values. This

makes the code more readable and easier to change. Example A.37 rewrites the divide-by-3 FSM using enumerated states; the hardware is not changed.

Example A.37 State Enumeration

SystemVerilog VHDL module divideby3FSM(input logic clk, library IEEE; use IEEE.STD LOGIC 1164.all; input logic reset, output logic y); entity divideby3FSM is port(clk, reset: in STD_LOGIC; typedef enum logic [1:0] {S0, S1, S2} statetype; out STD LOGIC); у: statetype state, nextstate; end; // State Register architecture synth of divideby3FSM is always ff @(posedge clk) type statetype is (S0, S1, S2); if (reset) state <= S0; signal state, nextstate: statetype; else state <= nextstate; begin -- state register // Next State Logic process(clk) begin always comb if clk'event and clk = '1' then if reset = '1' then state <= S0; case (state) S0: nextstate = S1; else state <= nextstate;</pre> S1: nextstate = S2: end if: S2: nextstate = S0; end if; default: nextstate = S0; end process; endcase -- next state logic // Output Logic nextstate <= S1 when state = S0 else assign y = (state == S0); S2 when state = S1 else endmodule S0; The typedef statement defines statetype to be a two-bit -- output logic logic value with one of three possibilities: S0, S1, or S2. state y <= '1' when state = S0 else '0'; and nextstate are statetype signals. end; The enumerated encodings default to numerical order: S0 = 00, S1 = 01, and S2 = 10. The encodings can be explicitly set by This example defines a new enumeration data type, statetype, the user. The following snippet encodes the states as 3-bit one-hot with three possibilities: S0, S1, and S2. state and nextstate values: are statetype signals. The synthesis tool may choose the encoding of enumeration types. A good tool may choose an encoding that simplifies the hardtypedef enum logic [2:0] {S0 = 3'b001, S1 = 3'b010,ware implementation.

If, for some reason, we had wanted the output to be HIGH in states S0 and S1, the output logic would be modified as follows:

S2 = 3'b100} statetype;

```
SystemVerilog
// Output Logic
assign y = (state == S0 | state == S1);

VHDL
-- output logic
y <= '1' when (state = S0 or state = S1) else '0';</pre>
```




FIGURE A.35 History FSM state transition diagram

module historyFSM(input logic clk,

A.6.3 FSM with Inputs

The divide-by-3 FSM had one output and no inputs. Example A.38 describes a finite state machine with an input a and two outputs, as shown in Figure A.35. Output x is true when the input is the same now as it was last cycle. Output y is true when the input is the same now as it was for the past two cycles. The state transition diagram indicates a Mealy machine because the output depends on the current inputs as well as the state. The outputs are labeled on each transition after the input.

Example A.38 History FSM

SystemVerilog

```
input logic reset,
                input logic a,
               output logic x, y);
typedef enum logic [2:0]
 {S0, S1, S2, S3, S4} statetype;
statetype state, nextstate;
// State Register
always ff @(posedge clk)
 if (reset) state <= S0;
  else
           state <= nextstate;
// Next State Logic
always comb
 case (state)
   S0: if (a) nextstate = S3;
       else nextstate = S1;
   S1: if (a) nextstate = S3;
       else nextstate = S2;
   S2: if (a) nextstate = S3;
       else nextstate = S2;
   S3: if (a) nextstate = S4;
       else nextstate = S1;
```

S4: if (a) nextstate = S4;

default: nextstate = S0;

endcase

else nextstate = S1;


VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity historyFSM is
  port(clk, reset: in STD_LOGIC;
            in STD LOGIC;
      a:
       x, y:
                 out STD LOGIC);
end;
architecture synth of historyFSM is
  type statetype is (S0, S1, S2, S3, S4);
  signal state, nextstate: statetype;
begin
  -- state register
  process(clk) begin
    if clk'event and clk = '1' then
      if reset = '1' then state <= S0;
      else state <= nextstate:
      end if;
    end if;
  end process;
  -- next state logic
  process(state, a) begin
   case state is
      when S0 =>if a = '1' then nextstate <= S3;
                else
                               nextstate <= S1;
                end if;
     when S1 => if a = '1' then nextstate <= S3;
                               nextstate <= S2;
                end if;
```

SystemVerilog (continued)

VHDL (continued)

```
when S2 => if a = '1' then nextstate <= S3;
                 else
                                nextstate <= S2:
                 end if;
      when S3 => if a = '1' then nextstate <= S4;
                 else
                               nextstate <= S1;
                 end if;
      when S4 => if a = '1' then nextstate <= S4;
                 else
                                nextstate <= S1;
                 end if;
     when others =>
                               nextstate <= S0;
    end case;
  end process;
  -- output logic
 x <= '1' when
      ((state = S1 or state = S2) and a = '0') or
      ((state = S3 or state = S4) and a = '1')
    else '0';
    y <= '1' when
      (state = S2 and a = '0') or
      (state = S4 and a = '1')
    else '0';
end;
```





A.7 Type Idiosyncracies

This section explains some subtleties about SystemVerilog and VHDL types in more depth.

SystemVerilog

Standard Verilog primarily uses two types: reg and wire. Despite its name, a reg signal might or might not be associated with a register. This was a great source of confusion for those learning the language. SystemVerilog introduced the logic type and relaxed some requirements to eliminate the confusion; hence, the examples in this appendix use logic. This section explains the reg and wire types in more detail for those who need to read legacy Verilog code.

In Verilog, if a signal appears on the left-hand side of <= or = in an always block, it must be declared as reg. Otherwise, it should be declared as wire. Hence, a reg signal might be the output of a flip-flop, a latch, or combinational logic, depending on the sensitivity list and statement of an always block.

Input and output ports default to the wire type unless their type is explicitly specified as reg. The following example shows how a flip-flop is described in conventional Verilog. Notice that clk and d default to wire, while q is explicitly defined as reg because it appears on the left-hand side of <= in the always block.

SystemVerilog introduces the logic type. logic is a synonym for reg and avoids misleading users about whether it is actually a flip-flop. Moreover, SystemVerilog relaxes the rules on assign statements and hierarchical port instantiations so logic can be used outside always blocks where a wire traditionally would be required. Thus, nearly all SystemVerilog signals can be logic. The exception is that signals with multiple drivers (e.g., a tristate bus) must be declared as a net, as described in Example A.11. This rule allows SystemVerilog to generate an error message rather than an x value when a logic signal is accidentally connected to multiple drivers.

The most common type of net is called a wire or tri. These two types are synonymous, but wire is conventionally used when a single driver is present and tri is used when multiple drivers are present. Thus, wire is obsolete in SystemVerilog because logic is preferred for signals with a single driver.

When a \mathtt{tri} net is driven to a single value by one or more drivers, it takes on that value. When it is undriven, it floats (z). When it is driven to different values (0, 1, or x) by multiple drivers, it is in contention (x).

There are other net types that resolve differently when undriven or driven by multiple sources. The other types are rarely

VHDL

Unlike SystemVerilog, VHDL enforces a strict data typing system that can protect the user from some errors but that is also clumsy at times

Despite its fundamental importance, the STD_LOGIC type is not built into VHDL. Instead, it is part of the

IEEE.STD_LOGIC_1164 library. Thus, every file must contain the library statements we have seen in the previous examples.

Moreover, IEEE.STD_LOGIC_1164 lacks basic operations such as addition, comparison, shifts, and conversion to integers for STD_LOGIC_VECTOR data. Most CAD vendors have adopted yet more libraries containing these functions:

```
IEEE.STD_LOGIC_UNSIGNED and
IEEE.STD LOGIC SIGNED.
```

VHDL also has a BOOLEAN type with two values: true and false. BOOLEAN values are returned by comparisons (like s = '0') and used in conditional statements such as when. Despite the temptation to believe a BOOLEAN true value should be equivalent to a STD_LOGIC '1' and BOOLEAN false should mean STD_LOGIC '0', these types are not interchangeable. Thus, the following code is illegal:

```
y <= d1 when s else d0;
q <= (state = S2);</pre>
```

Instead, we must write

```
y <= d1 when s = '1' else d0;
q <= '1' when state = S2 else '0';</pre>
```

While we will not declare any signals to be **BOOLEAN**, they are automatically implied by comparisons and used by conditional statements

Similarly, VHDL has an **INTEGER** type representing both positive and negative integers. Signals of type **INTEGER** span at least the values $-2^{31} \dots 2^{31}$ -1. Integer values are used as indices of busses. For example, in the statement

```
y \le a(3) and a(2) and a(1) and a(0);
```

0, 1, 2, and 3 are integers serving as an index to choose bits of the a signal. We cannot directly index a bus with a STD_LOGIC or STD_LOGIC_VECTOR signal. Instead, we must convert the signal to an INTEGER. This is demonstrated in Example A.39 for an 8:1 multiplexer that selects one bit from a vector using a 3-bit index. The CONV_INTEGER function is defined in the STD_LOGIC_UNSIGNED library and performs the conversion from STD_LOGIC_VECTOR to integer for positive (unsigned) values.

SystemVerilog (continued)

used, but can be substituted anywhere a tri net would normally appear (e.g., for signals with multiple drivers). Each is described in Table A.7:


TABLE A.7 net resolution

Net Type	No Driver	Conflicting Drivers	
tri	z	х	
triand	Z	0 if any are 0	
trior	Z	1 if any are 1	
trireg	previous value	х	
tri0	0	Х	
tri1	1	х	

Most operations such as addition, subtraction, and Boolean logic are identical whether a number is signed or unsigned. However, magnitude comparison, multiplication and arithmetic right shifts are performed differently for signed numbers.

In Verilog, nets are considered unsigned by default. Adding the signed modifier (e.g., logic signed a [31:0]) causes the net to be treated as signed.

Example A.39 8:1 Multiplexer with Type Conversion



VHDL

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
use IEEE.STD LOGIC UNSIGNED.all;
entity mux8 is
  port(d: in STD LOGIC VECTOR(7 downto 0);
       s: in STD LOGIC VECTOR(2 downto 0);
       y: out STD LOGIC);
end;
architecture synth of mux8 is
  y <= d(CONV INTEGER(s));
end:
VHDL is also strict about out ports being exclusively for output. For
```

example, the following code for 2- and 3-input AND gates is illegal VHDL because \mathbf{v} is used to compute \mathbf{w} as well as to be an output.

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity and23 is
  port(a, b, c: in STD_LOGIC;
       v, w:
               out STD LOGIC);
end;
architecture synth of and23 is
```

Example A.39 8:1 Multiplexer with Type Conversion (continued)




FIGURE A.38 and 23

```
begin
  v <= a and b;
  w <= v and c;
end;</pre>
```

VHDL defines a special port type called buffer to solve this problem. A signal connected to a buffer port behaves as an output but may also be used within the module. Unfortunately, buffer ports are a hassle for hierarchical design because higher level outputs of the hierarchy may also have to be converted to buffers. A better alternative is to declare an internal signal, and then drive the output based on this signal, as follows:

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity and23 is
  port(a, b, c: in STD_LOGIC;
      v, w: out STD_LOGIC);
end;
architecture synth of and23 is
  signal v_int: STD_LOGIC;
begin
  v_int <= a and b;
  v <= v_int;
  w <= v_int and c;
end;</pre>
```



A.8 Parameterized Modules

So far, all of our modules have had fixed-width inputs and outputs. For example, we had to define separate modules for 4- and 8-bit wide 2:1 multiplexers. HDLs permit variable bit widths using parameterized modules. Example A.40 declares a parameterized 2:1 multiplexer with a default width of 8, and then uses it to create 8- and 12-bit 4:1 multiplexers.

Example A.40 Parameterized *N*-bit Multiplexers

endmodule

SystemVerilog allows a #(parameter ...) statement before the inputs and outputs to define parameters. The parameter statement includes a default value (8) of the parameter, width. The number of bits in the inputs and outputs can depend on this parameter.

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux2 is
  generic(width: integer := 8);
  port(d0,
    d1: in STD_LOGIC_VECTOR(width-1 downto 0);
    s: in STD_LOGIC;
    y: out STD_LOGIC_VECTOR(width-1 downto 0));
end;
architecture synth of mux2 is
begin
  y <= d0 when s = '0' else d1;
end;</pre>
```

SystemVerilog (continued)

The 8-bit 4:1 multiplexer instantiates three 2:1 multiplexers using their default widths.

In contrast, a 12-bit 4:1 multiplexer mux4 $_12$ would need to override the default width using # () before the instance name as shown below.

Do not confuse the use of the # sign indicating delays with the use of #(...) in defining and overriding parameters.

VHDL (continued)

The generic statement includes a default value (8) of width. The value is an integer.

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity mux4 8 is
  port(d0, d1, d2,
       d3: in STD LOGIC VECTOR(7 downto 0);
       s: in STD LOGIC VECTOR(1 downto 0);
       y: out STD LOGIC VECTOR(7 downto 0));
end;
architecture struct of mux4 8 is
  component mux2
   generic(width: integer := 8);
  port(d0,
   d1: in STD LOGIC VECTOR(width-1 downto 0);
    s: in STD LOGIC;
   y: out STD LOGIC VECTOR(width-1 downto 0));
  end component;
  signal low, hi: STD LOGIC VECTOR(7 downto 0);
begin
  lowmux: mux2 port map(d0, d1, s(0), low);
  himux: mux2 port map(d2, d3, s(0), hi);
  outmux: mux2 port map(low, hi, s(1), y);
end;
```

The 8-bit 4:1 multiplexer instantiates three 2:1 multiplexers using their default widths.

In contrast, a 12-bit 4:1 multiplexer mux4_12 would need to override the default width using generic map as shown below.

```
lowmux: mux2 generic map(12)
port map(d0, d1, s(0), low);
himux: mux2 generic map(12)
port map(d2, d3, s(0), hi);
outmux: mux2 generic map(12)
port map(low, hi, s(1), y);
```




FIGURE A.39 mux4_12

Example A.41 shows a decoder, which is an even better application of parameterized modules. A large $N:2^N$ decoder is cumbersome to specify with case statements, but easy using parameterized code that simply sets the appropriate output bit to 1. Specifically, the decoder uses blocking assignments to set all the bits to 0, and then changes the appropriate bit to 1. Figure A.28 showed a 3:8 decoder schematic.

Example A.41 Parameterized *N*:2^N Decoder

```
SystemVerilog
                                                         VHDL
module decoder \#(parameter N = 3)
                                                         library IEEE; use IEEE.STD LOGIC 1164.all;
                 (input logic [N-1:0]
                                                         use IEEE.STD LOGIC UNSIGNED.all;
                  output logic [2**N-1:0] y);
                                                         use IEEE.STD LOGIC ARITH.all;
                                                         entity decoder is
  always comb
    begin
                                                           generic(N: integer := 3);
      y = 0;
                                                           port(a: in STD LOGIC VECTOR(N-1 downto 0);
      y[a] = 1;
                                                                y: out STD LOGIC VECTOR(2**N-1 downto 0));
    end
                                                         end;
endmodule
                                                         architecture synth of decoder is
2**N indicates 2N.
                                                         begin
                                                           process (a)
                                                             variable tmp: STD LOGIC VECTOR(2**N-1 downto 0);
                                                             tmp := CONV STD LOGIC VECTOR(0, 2**N);
                                                             tmp(CONV INTEGER(a)) := '1';
                                                             y <= tmp;
                                                           end process;
                                                         end;
                                                         2**N indicates 2^N.
                                                             CONV STD LOGIC VECTOR(0, 2**N) produces a
                                                         STD LOGIC VECTOR of length 2^N containing all Os. It requires the
                                                         STD LOGIC ARITH library. The function is useful in other parame-
                                                         terized functions such as resettable flip-flops that need to be able to
                                                         produce constants with a parameterized number of bits. The bit
                                                         index in VHDL must be an integer, so the CONV INTEGER function
                                                         is used to convert a from a STD LOGIC VECTOR to an integer.
```

HDLs also provide generate statements to produce a variable amount of hardware depending on the value of a parameter. generate supports for loops and if statements to determine how many of what types of hardware to produce. Example A.42 demonstrates how to use generate statements to produce an *N*-input AND function from a cascade of 2-input ANDs.

Memory

Example A.42 Parameterized N-input AND Gate

SystemVerilog module andN #(parameter width = 8) (input logic [width-1:0] a, output logic v); genvar i; logic [width-1:1] x; generate for (i=1; i<width; i=i+1) begin:forloop if (i == 1)assign x[1] = a[0] & a[1];else assign x[i] = a[i] & x[i-1];endgenerate assign y = x[width-1];endmodule


The for statement loops through i = 1, 2, ..., width-1 to produce many consecutive AND gates. The begin in a generate for loop must be followed by a : and an arbitrary label (forloop, in this case).

Of course, writing assign y = &a would be much easier!

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity andN is
  generic(width: integer := 8);
 port(a: in STD LOGIC VECTOR(width-1 downto 0);
       y: out STD LOGIC);
end;
architecture synth of andN is
  signal x: STD LOGIC VECTOR(width-1 downto 1);
  AllBits: for i in 1 to width-1 generate
    LowBit: if i = 1 generate
      A1: x(1) \le a(0) and a(1);
    end generate:
    OtherBits: if i /= 1 generate
      Ai: x(i) \le a(i) and x(i-1);
    end generate;
  end generate;
  y \le x(width-1);
end:
```

The generate loop variable i does not need to be declared.



Use generate statements with caution; it is easy to produce a large amount of hardware unintentionally!

Memory **A.9**




Memories such as RAMs and ROMs are straightforward to model in HDL. Unfortunately, efficient circuit implementations are so specialized and process-specific that most tools cannot synthesize memories directly. Instead, a special memory generator tool or memory library may be used, or the memory can be custom-designed.

A.9.1 RAM

Example A.43 describes a single-ported 64-word × 32-bit synchronous RAM with separate read and write data busses. When the write enable, we, is asserted, the selected address in the RAM is written with din on the rising edge of the clock. In any event, the RAM is read onto dout.

Example A.43 RAM



Example A.44 shows how to modify the RAM to have a single bidirectional data bus. This reduces the number of wires needed, but requires that tristate drivers be added to both ends of the bus. Usually point-to-point wiring is preferred over tristate busses in VLSI implementations.

Memory


Example A.44 RAM with Bidirectional Data Bus

SystemVerilog module ram #(parameter N = 6, M = 32)(input logic input logic we, input logic [N-1:0] adr, inout tri [M-1:0] data); logic [M-1:0] mem[2**N-1:0]; always @(posedge clk) if (we) mem[adr] <= data;</pre> assign data = we ? 'z : mem[adr]; endmodule

Notice that data is declared as an inout port because it can be used both as an input and output. Also, 'z is a shorthand for filling a bus of arbitrary length with zs.

library IEEE; use IEEE.STD LOGIC 1164.ALL; use IEEE.STD LOGIC UNSIGNED.ALL; entity ram array is generic(N: integer := 6; M: integer := 32); port(clk, STD LOGIC; we: in adr: in STD_LOGIC_VECTOR(N-1 downto 0); data: inout STD LOGIC VECTOR(M-1 downto 0)); end; architecture synth of ram array is type mem array is array((2**N-1) downto 0) of STD_LOGIC_VECTOR(M-1 downto 0); signal mem: mem array; begin process(clk) begin if clk'event and clk = '1' then if we = '1' then mem(CONV INTEGER(adr)) <= data;</pre> end if: end if; end process;

data <= (OTHERS => 'Z') when we = '1' else mem(CONV INTEGER(adr));



end;

VHDL

FIGURE A.42 Synthesized ram with bidirectional data bus

A.9.2 Multiported Register Files

A multiported register file has several read and/or write ports. Example A.45 describes a synchronous register file with three ports. Ports 1 and 2 are read ports and port 3 is a write port.

Example A.45 Three-Ported Register File

```
SystemVerilog
                                                     VHDL
module ram3port \#(parameter N = 6, M = 32)
                                                     library IEEE; use IEEE.STD LOGIC 1164.ALL;
                  (input logic
                                                    use IEEE.STD LOGIC UNSIGNED.ALL;
                                      clk,
                  input logic
                                      we3,
                 input logic [N-1:0] a1, a2, a3,
                                                    entity ram3port is
                  output logic [M-1:0] d1, d2,
                                                       generic(N: integer := 6; M: integer := 32);
                  input logic [M-1:0] d3);
                                                       port(clk,
                                                                  in STD LOGIC;
                                                         we3:
 logic [M-1:0] mem[2**N-1:0];
                                                         a1,a2,a3: in STD_LOGIC_VECTOR(N-1 downto 0);
                                                         d1, d2: out STD LOGIC VECTOR(M-1 downto 0);
                                                         d3:
  always @(posedge clk)
                                                                  in STD LOGIC VECTOR(M-1 downto 0));
    if (we3) mem[a3] <= d3;
                                                     end;
  assign d1 = mem[a1];
                                                    architecture synth of ram3port is
  assign d2 = mem[a2];
                                                       type mem_array is array((2**N-1) downto 0)
endmodule
                                                            of STD LOGIC VECTOR(M-1 downto 0);
                                                       signal mem: mem array;
                                                    begin
                                                       process(clk) begin
                                                         if clk'event and clk = '1' then
                                                           if we3 = '1' then
                                                             mem(CONV INTEGER(a3)) <= d3;</pre>
                                                           end if;
                                                         end if;
                                                       end process;
                                                       d1 <= mem(CONV_INTEGER(a1));</pre>
                                                       d2 <= mem(CONV INTEGER(a2));</pre>
                                                     end;
                                                         D2
                                                   we3
                                         FIGURE A.43
                                         Three-ported register file
```

A.9.3 **ROM**

A read-only memory is usually modeled by a case statement with one entry for each word. Example A.46 describes a 4-word by 3-bit ROM. ROMs often are synthesized into blocks of random logic that perform the equivalent function. For small ROMs, this can be most efficient. For larger ROMs, a ROM generator tool or library tends to be better. Figure A.27 showed a schematic of a 7-segment decoder implemented with a ROM.

Testbenches

Example A.46 ROM

```
SystemVerilog
                                                   VHDL
module rom(input logic [1:0] adr,
                                                   library IEEE; use IEEE.STD LOGIC 1164.all;
           output logic [2:0] dout);
                                                   entity rom is
                                                     port(adr: in STD LOGIC VECTOR(1 downto 0);
 always comb
                                                          dout: out STD LOGIC VECTOR(2 downto 0));
    case(adr)
      2'b00: dout = 3'b011;
                                                   end:
      2'b01: dout = 3'b110;
      2'b10: dout = 3'b100;
                                                   architecture synth of rom is
      2'b11: dout = 3'b010;
                                                     process(adr) begin
    endcase
endmodule
                                                       case adr is
                                                         when "00" => dout <= "011":
                                                         when "01" => dout <= "110";
                                                         when "10" => dout <= "100";
                                                         when "11" => dout <= "010":
                                                         when others => dout <= (OTHERS => 'X');
                                                       end case;
                                                     end process;
                                                   end;
```

A.10 Testbenches

A testbench is an HDL module used to test another module, called the *device under test* (DUT). The testbench contains statements to apply inputs to the DUT and, ideally, to check that the correct outputs are produced. The input and desired output patterns are called *test vectors*.

Consider testing the sillyfunction module from Section A.1.1 that computes $Y = \overline{ABC} + A\overline{BC} + A\overline{BC}$. This is a simple module, so we can perform exhaustive testing by applying all eight possible test vectors.

Example A.47 demonstrates a simple testbench. It instantiates the DUT, and then applies the inputs. Blocking assignments and delays are used to apply the inputs in the appropriate order. The user must view the results of the simulation and verify by inspection that the correct outputs are produced. Testbenches are simulated just as other HDL modules. However, they are not synthesizable.

Example A.47 Testbench

```
SystemVerilog
module testbench1();
 logic a, b, c;
 logic y;
  // instantiate device under test
  sillyfunction dut(a, b, c, y);
  // apply inputs one at a time
 initial begin
   a = 0; b = 0; c = 0; #10;
   c = 1:
                        #10:
   b = 1; c = 0;
                        #10;
   c = 1;
                         #10;
   a = 1; b = 0; c = 0; #10;
   c = 1;
                         #10;
   b = 1; c = 0;
                         #10;
   c = 1;
                         #10;
  end
endmodule
```

The initial statement executes the statements in its body at the start of simulation. In this case, it first applies the input pattern 000 and waits for 10 time units. It then applies 001 and waits 10 more units, and so forth until all eight possible inputs have been applied. Initial statements should only be used in testbenches for simulation, not in modules intended to be synthesized into actual hardware. Hardware has no way of magically executing a sequence of special steps when it is first turned on.

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity testbench1 is -- no inputs or outputs
end:
architecture sim of testbench1 is
  component sillyfunction
   port(a, b, c: in STD_LOGIC;
                out STD LOGIC);
        у:
  end component;
  signal a, b, c, y: STD LOGIC;
begin
  -- instantiate device under test
  dut: sillyfunction port map(a, b, c, y);
  -- apply inputs one at a time
  process begin
   a <= '0'; b <= '0'; c <= '0'; wait for 10 ns;
   c <= '1';
                                wait for 10 ns;
   b <= '1'; c <= '0';
                              wait for 10 ns;
   c <= '1';
                                wait for 10 ns:
   a <= '1'; b <= '0'; c <= '0'; wait for 10 ns;
   c <= '1';
                                wait for 10 ns;
   b <= '1'; c <= '0';
                                wait for 10 ns;
   c <= '1';
                                wait for 10 ns;
   wait; -- wait forever
  end process;
end:
```

The **process** statement first applies the input pattern 000 and waits for 10 ns. It then applies 001 and waits 10 more ns, and so forth until all eight possible inputs have been applied.

At the end, the process waits indefinitely; otherwise, the process would begin again, repeatedly applying the pattern of test vectors.

Checking for correct outputs by hand is tedious and error-prone. Moreover, determining the correct outputs is much easier when the design is fresh in your mind; if you make minor changes and need to retest weeks later, determining the correct outputs becomes a hassle. A much better approach is to write a self-checking testbench, shown in Example A.48.

SystemVerilog

module testbench2(); logic a, b, c; logic y;

```
// instantiate device under test
sillyfunction dut(a, b, c, y);
// apply inputs one at a time
// checking results
initial begin
 a = 0; b = 0; c = 0; #10;
 assert (y === 1) else $error("000 failed.");
 c = 1;
                      #10;
 assert (y === 0) else $error("001 failed.");
 b = 1; c = 0;
                      #10;
 assert (y === 0) else $error("010 failed.");
 c = 1;
                      #10;
 assert (y === 0) else $error("011 failed.");
 a = 1; b = 0; c = 0; #10;
```

assert (y === 1) else \$error("100 failed.");

assert (y === 0) else \$error("110 failed.");

#10; assert (y === 0) else \$error("111 failed.");

b = 1; c = 0; #10;

c = 1;

end endmodule

#10; assert (y === 1) else \$error("101 failed.");

The SystemVerilog assert statement checks if a specified condition is true. If it is not, it executes the else statement. The \$error system task in the else statement prints an error message describing the assertion failure. Assert is ignored during synthesis.

In SystemVerilog, comparison using == or != spuriously indicates equality if one of the operands is x or z. The === and !== operators must be used instead for testbenches because they work correctly with x and z.

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity testbench2 is -- no inputs or outputs
end:
architecture sim of testbench2 is
  component sillyfunction
   port(a, b, c: in STD_LOGIC;
                out STD LOGIC);
        у:
  end component;
  signal a, b, c, y: STD LOGIC;
begin
 -- instantiate device under test
  dut: sillyfunction port map(a, b, c, y);
  -- apply inputs one at a time
 -- checking results
 process begin
   a <= '0'; b <= '0'; c <= '0'; wait for 10 ns;
     assert y = '1' report "000 failed.";
   c <= '1';
                               wait for 10 ns:
     assert y = '0' report "001 failed.";
   b <= '1'; c <= '0'; wait for 10 ns;
     assert y = '0' report "010 failed.";
   c <= '1';
                                wait for 10 ns;
     assert y = '0' report "011 failed.";
   a <= '1'; b <= '0'; c <= '0'; wait for 10 ns;
     assert y = '1' report "100 failed.";
   c <= '1';
                                wait for 10 ns;
     assert y = '1' report "101 failed.";
   b <= '1'; c <= '0';
                                wait for 10 ns;
     assert y = '0' report "110 failed.";
   c <= '1';
                                wait for 10 ns;
     assert y = '0' report "111 failed.";
   wait; -- wait forever
  end process;
```

The assert statement checks a condition and prints the message given in the report clause if the condition is not satisfied. Assert is ignored during synthesis.

Writing code for each test vector also becomes tedious, especially for modules that require a large number of vectors. An even better approach is to place the test vectors in a separate file. The testbench simply reads the test vectors, applies the input test vector, waits, checks that the output values match the output vector, and repeats until it reaches the end of the file.

Example A.49 demonstrates such a testbench. The testbench generates a clock using an always / process statement with no stimulus list so that it is continuously reevaluated. At the beginning of the simulation, it reads the test vectors from a disk file and

pulses reset for two cycles. example.tv is a text file containing the inputs and expected output written in binary:

```
000_1
001_0
010_0
011_0
100_1
101_1
110_0
111_0
```

New inputs are applied on the rising edge of the clock and the output is checked on the falling edge of the clock. This clock (and reset) would also be provided to the DUT if sequential logic were being tested. Errors are reported as they occur. At the end of the simulation, the testbench prints the total number of test vectors applied and the number of errors detected.

This testbench is overkill for such a simple circuit. However, it can easily be modified to test more complex circuits by changing the example.tv file, instantiating the new DUT, and changing a few lines of code to set the inputs and check the outputs.

Example A.49 Testbench with Test Vector File

```
SystemVerilog
module testbench3();
                                                  library IEEE; use IEEE.STD LOGIC 1164.all;
  logic clk, reset;
                                                  use STD.TEXTIO.all;
 logic
             a, b, c, yexpected;
                                                  entity testbench3 is -- no inputs or outputs
 logic
              у;
  logic [31:0] vectornum, errors;
                                                  end;
  logic [3:0] testvectors[10000:0];
                                                  architecture sim of testbench3 is
  // instantiate device under test
                                                    component sillyfunction
  sillyfunction dut(a, b, c, y);
                                                      port(a, b, c: in STD LOGIC;
                                                          y: out STD LOGIC);
  // generate clock
                                                    end component;
  always
                                                    signal a, b, c, y: STD LOGIC;
   begin
                                                    signal clk, reset: STD LOGIC;
     clk = 1; #5; clk = 0; #5;
                                                    signal yexpected: STD LOGIC;
                                                    constant MEMSIZE: integer := 10000;
                                                    type tvarray is array(MEMSIZE downto 0) of
  // at start of test, load vectors
                                                      STD_LOGIC_VECTOR(3 downto 0);
  // and pulse reset
                                                    signal testvectors: tvarray;
  initial
                                                    shared variable vectornum, errors: integer;
   begin
      $readmemb("example.tv", testvectors);
                                                    -- instantiate device under test
     vectornum = 0; errors = 0;
                                                    dut: sillyfunction port map(a, b, c, y);
     reset = 1; #27; reset = 0;
                                                    -- generate clock
                                                    process begin
  // apply test vectors on rising edge of clk
                                                     clk <= '1'; wait for 5 ns;
                                                      clk <= '0'; wait for 5 ns;
  always @(posedge clk)
                                                    end process;
      #1; {a, b, c, yexpected} =
           testvectors[vectornum];
                                                    -- at start of test, load vectors
                                                    -- and pulse reset
    end
```

(continues)

SystemVerilog (continued)

```
// check results on falling edge of clk
   always @(negedge clk)
    if (~reset) begin // skip during reset
      if (y !== yexpected) begin
        $display("Error: inputs = %b", {a, b, c});
        $display(" outputs = %b (%b expected)",
                y, yexpected);
        errors = errors + 1;
      end
      vectornum = vectornum + 1;
     if (testvectors[vectornum] === 'bx) begin
        $display("%d tests completed with %d
                 errors", vectornum, errors);
        $finish;
      end
    end
endmodule
```

\$readmemb reads a file of binary numbers into an array. **\$readmemh** is similar, but it reads a file of hexadecimal numbers.

The next block of code waits one time unit after the rising edge of the clock (to avoid any confusion of clock and data changing simultaneously), then sets the three inputs and the expected output based on the 4 bits in the current test vector.

\$display is a system task to print in the simulator window. \$finish terminates the simulation.

Note that even though the SystemVerilog module supports up to 10001 test vectors, it will terminate the simulation after executing the 8 vectors in the file.

For more information on testbenches and SystemVerilog verification, consult [Bergeron05].

VHDL (continued)

```
process is
    file tv: TEXT:
    variable i, j: integer;
    variable L: line;
   variable ch: character;
    -- read file of test vectors
    i := 0:
   FILE OPEN(tv, "example.tv", READ MODE);
   while not endfile(tv) loop
      readline(tv, L);
      for j in 0 to 3 loop
        read(L, ch);
        if (ch = ' ') then read(L, ch);
        end if;
        if (ch = '0') then
          testvectors(i)(j) <= '0';</pre>
        else testvectors(i)(j) <= '1';</pre>
        end if:
      end loop;
      i := i + 1;
    end loop;
    vectornum := 0; errors := 0;
   reset <= '1'; wait for 27 ns; reset <= '0';
   wait:
  end process;
  -- apply test vectors on rising edge of clk
 process (clk) begin
    if (clk'event and clk = '1') then
     a <= testvectors(vectornum)(0) after 1 ns;</pre>
     b <= testvectors(vectornum)(1) after 1 ns;</pre>
     c <= testvectors(vectornum)(2) after 1 ns:</pre>
      yexpected <= testvectors(vectornum)(3)</pre>
        after 1 ns;
    end if;
 end process;
  -- check results on falling edge of clk
 process (clk) begin
   if (clk'event and clk = '0' and reset = '0') then
      assert y = yexpected
        report "Error: y = " & STD LOGIC'image(y);
      if (y \neq yexpected) then
        errors := errors + 1;
      end if;
      vectornum := vectornum + 1;
      if (is_x(testvectors(vectornum))) then
        if (errors = 0) then
          report "Just kidding -- " &
                integer'image(vectornum) &
                 " tests completed successfully."
                 severity failure;
```

Example A.49 Testbench with Test Vector File (continued)

The VHDL code is rather ungainly and uses file reading commands beyond the scope of this appendix, but it gives the sense of what a self-checking testbench looks like.



A.11 SystemVerilog Netlists

As mentioned in Section 1.8.4, Verilog provides transistor and gate-level primitives that are helpful for describing netlists. Comparable features are not built into VHDL.

Gate primitives include not, and, or, xor, nand, nor, and xnor. The output is declared first; multiple inputs may follow. For example, a 4-input AND gate may be specified as

```
and g1(y, a, b, c, d);
```

Transistor primitives include tranif1, tranif0, rtranif1, and rtranif0. tranif1 is an nMOS transistor (i.e., one that turns ON when the gate is '1') while tranif0 is a pMOS transistor. The rtranif primitives are resistive transistors; i.e., weak transistors that can be overcome by a stronger driver. Logic 0 and 1 values (GND and V_{DD}) are defined with the supply0 and supply1 types. For example, a pseudo-nMOS NOR gate of Figure A.44 with a weak pullup is modeled with three transistors. Note that y must be declared as a tri net because it could be driven by multiple transistors.

```
A N1 B N2

FIGURE A.44
```

Pseudo-nMOS NOR gate

Modeling a latch in Verilog requires care because the feedback path turns ON at the same time as the feedforward path turns OFF as the latch turns opaque. Depending on race conditions, there is a risk that the state node could float or experience contention. To solve

this problem, the state node is modeled as a trireg (so it will not float) and the feedback transistors are modeled as weak (so they will not cause contention). The other nodes are tri nets because they can be driven by multiple transistors. Figure A.45 redraws the latch from Figure 10.17(g) at the transistor level and highlights the weak transistors and state node.

```
module latch(input logic ph, phb, d,
             output tri
                          a);
  trireg
          х;
          xb, nn12, nn56, pp12, pp56;
  tri
  supply0 gnd;
  supply1 vdd;
  // input stage
  tranif1 n1(nn12, gnd, d);
  tranif1 n2(x, nn12, ph);
  tranif0 p1(pp12, vdd, d);
  tranif0 p2(x, pp12, phb);
  // output inverter
  tranif1 n3(q, qnd, x);
  tranif0 p3(q, vdd, x);
  // xb inverter
  tranif1 n4(xb, gnd, x);
  tranif0 p4(xb, vdd, x);
  // feedback tristate
  tranif1 n5(nn56, gnd, xb);
  rtranif1 n6(x, nn56, phb);
  tranif0 p5(pp56, vdd, xb);
  rtranif0 p6(x, pp56, ph);
endmodule
```

Most synthesis tools map only onto gates, not transistors, so transistor primitives are only for simulation.

The tranif devices are bidirectional; i.e., the source and drain are symmetric. Verilog also supports unidirectional nmos and pmos primitives that only allow a signal to flow from the input terminal to the output terminal. Real transistors are inherently bidirectional, so unidirectional models can result in simulation not catching bugs that would exist in real hardware. Therefore, tranif primitives are preferred for simulation.

A.12 Example: MIPS Processor

To illustrate a nontrivial HDL design, this section lists the code and testbench for the MIPS processor subset discussed in Chapter 1. The example handles only the LB, SB, ADD, SUB, AND, OR, SLT, BEQ, and J instructions. It uses an 8-bit datapath and only eight registers. Because the instruction is 32-bits wide, it is loaded in four successive fetch cycles across an 8-bit path to external memory.




FIGURE A.45 latch

A.12.1 Testbench

The testbench initializes a 256-byte memory with instructions and data from a text file. The code exercises each of the instructions. The mipstest.asm assembly language file and memfile.dat text file are shown below. The testbench runs until it observes a memory write. If the value 7 is written to address 76, the code probably executed correctly. If all goes well, the testbench should take 100 cycles (1000 ns) to run.

```
# mipstest.asm
# 9/16/03 David Harris David_Harris@hmc.edu
#
# Test MIPS instructions. Assumes little-endian memory was
# initialized as:
# word 16: 3
# word 17: 5
# word 18: 12
```

main:	#Assembly Code	effect	Machine Code
	lb \$2, 68(\$0)	<pre># initialize \$2 = 5</pre>	80020044
	lb \$7, 64(\$0)	<pre># initialize \$7 = 3</pre>	80070040
	lb \$3, 69(\$7)	<pre># initialize \$3 = 12</pre>	80e30045
	or \$4, \$7, \$2	# \$4 <= 3 or 5 = 7	00e22025
	and \$5, \$3, \$4	# \$5 <= 12 and 7 = 4	00642824
	add \$5, \$5, \$4	# \$5 <= 4 + 7 = 11	00a42820
	beq \$5, \$7, end	<pre># shouldn't be taken</pre>	10a70008
	slt \$6, \$3, \$4	# \$6 <= 12 < 7 = 0	0064302a
	beq \$6, \$0, around	# should be taken	10c00001
	lb \$5, 0(\$0)	<pre># shouldn't happen</pre>	80050000
around:	slt \$6, \$7, \$2	# \$6 <= 3 < 5 = 1	00e2302a
	add \$7, \$6, \$5	# \$7 <= 1 + 11 = 12	00c53820
	sub \$7, \$7, \$2	# \$7 <= 12 - 5 = 7	00e23822
	j end	# should be taken	0800000f
	lb \$7, 0(\$0)	<pre># shouldn't happen</pre>	80070000
end:	sb \$7, 71(\$2)	# write adr 76 <= 7	a0470047
	.dw 3		00000003
	.dw 5		00000005
	.dw 12		0000000c

memfile.dat 80020044 80070040 80e30045 00e22025 00642824 00a42820 10a70008 0064302a 10c00001 80050000 00e2302a 00c53820 00e23822 0800000f 80070000 a0470047 0000003 00000005 0000000c

A.12.2 SystemVerilog

```
//----
// mips.sv
// Max Yi (byyi@hmc.edu) and
// David Harris@hmc.edu 12/9/03
// Changes 7/3/07 DMH
// Updated to SystemVerilog
//
    fixed memory endian bug
//
// Model of subset of MIPS processor from Ch 1
// note that no sign extension is done because
// width is only 8 bits
//----
// states and instructions
 typedef enum logic [3:0]
    {FETCH1 = 4'b0000, FETCH2, FETCH3, FETCH4,
    DECODE, MEMADR, LBRD, LBWR, SBWR,
    RTYPEEX, RTYPEWR, BEQEX, JEX} statetype;
 typedef enum logic [5:0] {LB
                               = 6'b100000,
                              = 6'b101000,
                          SB
                           RTYPE = 6'b000000,
                           BEQ = 6'b000100,
                               = 6'b000010} opcode;
                           J
 typedef enum logic [5:0] {ADD = 6'b100000,
                          SUB = 6'b100010,
                          AND = 6'b100100,
                           OR = 6'b100101,
                           SLT = 6'b101010} functcode;
// testbench
module testbench #(parameter WIDTH = 8, REGBITS = 3)();
 logic
                   clk;
 logic
                  reset;
 logic
                   memread, memwrite;
 logic [WIDTH-1:0] adr, writedata;
 logic [WIDTH-1:0] memdata;
 // instantiate devices to be tested
 mips #(WIDTH, REGBITS) dut(clk, reset, memdata, memread,
                          memwrite, adr, writedata);
  // external memory for code and data
 exmemory #(WIDTH) exmem(clk, memwrite, adr, writedata, memdata);
  // initialize test
  initial
   begin
     reset <= 1; # 22; reset <= 0;
   end
  // generate clock to sequence tests
 always
   begin
     clk <= 1; # 5; clk <= 0; # 5;
   end
```

```
always @(negedge clk)
    begin
      if(memwrite)
        assert(adr == 76 & writedata == 7)
          $display("Simulation completely successful");
        else $error("Simulation failed");
    end
endmodule
// external memory accessed by MIPS
module exmemory #(parameter WIDTH = 8)
                 (input logic
                                            clk,
                  input logic
                                            memwrite,
                  input logic [WIDTH-1:0] adr, writedata,
                  output logic [WIDTH-1:0] memdata);
  logic [31:0]
                    mem [2**(WIDTH-2)-1:0];
 logic [31:0]
                    word;
  logic [1:0]
                    bytesel;
 logic [WIDTH-2:0] wordadr;
 initial
    $readmemh("memfile.dat", mem);
  assign bytesel = adr[1:0];
  assign wordadr = adr[WIDTH-1:2];
  // read and write bytes from 32-bit word
 always @(posedge clk)
    if(memwrite)
      case (bytesel)
        2'b00: mem[wordadr][7:0] <= writedata;</pre>
        2'b01: mem[wordadr][15:8] <= writedata;</pre>
        2'b10: mem[wordadr][23:16] <= writedata;</pre>
        2'b11: mem[wordadr][31:24] <= writedata;
      endcase
   assign word = mem[wordadr];
   always_comb
    case (bytesel)
       2'b00: memdata = word[7:0];
       2'b01: memdata = word[15:8];
       2'b10: memdata = word[23:16];
       2'b11: memdata = word[31:24];
     endcase
endmodule
// simplified MIPS processor
module mips #(parameter WIDTH = 8, REGBITS = 3)
             (input logic
                                        clk, reset,
              input logic [WIDTH-1:0] memdata,
              output logic
                                       memread, memwrite,
              output logic [WIDTH-1:0] adr, writedata);
   logic [31:0] instr;
                zero, alusrca, memtoreg, iord, pcen,
   logic
                regwrite, regdst;
   logic [1:0] pcsrc, alusrcb;
   logic [3:0] irwrite;
```

```
logic [2:0] alucontrol;
   logic [5:0] op, funct;
   assign op = instr[31:26];
   assign funct = instr[5:0];
   controller cont(clk, reset, op, funct, zero, memread, memwrite,
                   alusrca, memtoreg, iord, pcen, regwrite, regdst,
                   pcsrc, alusrcb, alucontrol, irwrite);
   datapath
               #(WIDTH, REGBITS)
     dp(clk, reset, memdata, alusrca, memtoreg, iord, pcen,
        regwrite, regdst, pcsrc, alusrcb, irwrite, alucontrol,
        zero, instr, adr, writedata);
endmodule
module controller(input logic clk, reset,
                  input logic [5:0] op, funct,
                  input logic
                                     zero,
                  output logic
                                     memread, memwrite, alusrca,
                  output logic
                                    memtoreg, iord, pcen,
                                    regwrite, regdst,
                  output logic
                  output logic [1:0] pcsrc, alusrcb,
                  output logic [2:0] alucontrol,
                  output logic [3:0] irwrite);
  statetype
                  state;
  logic
                  pcwrite, branch;
  logic
            [1:0] aluop;
  // control FSM
  statelogic statelog(clk, reset, op, state);
  outputlogic outputlog(state, memread, memwrite, alusrca,
                        memtoreg, iord,
                        regwrite, regdst, pcsrc, alusrcb, irwrite,
                        pcwrite, branch, aluop);
  // other control decoding
  aludec ac(aluop, funct, alucontrol
  // program counter enable
  assign pcen = pcwrite | (branch & zero);
endmodule
module statelogic(input logic
                                     clk, reset,
                  input logic [5:0] op,
                  output statetype state);
  statetype nextstate;
  always ff @(posedge clk)
    if (reset) state <= FETCH1;
              state <= nextstate;
   else
  always comb
    begin
      case (state)
        FETCH1: nextstate = FETCH2;
        FETCH2: nextstate = FETCH3;
        FETCH3: nextstate = FETCH4;
```

```
FETCH4: nextstate = DECODE:
        DECODE: case(op)
                  LB: nextstate = MEMADR;
                  SB:
                         nextstate = MEMADR;
                  RTYPE: nextstate = RTYPEEX;
                  BEO: nextstate = BEOEX;
                  J: nextstate = JEX;
                  default: nextstate = FETCH1;
                           // should never happen
                 endcase
       MEMADR: case(op)
                         nextstate = LBRD;
nextstate = SBWR;
                  LB:
                  SB:
                  default: nextstate = FETCH1;
                           // should never happen
                endcase
       LBRD:
                nextstate = LBWR;
       LBWR:
                nextstate = FETCH1;
        SBWR:
                nextstate = FETCH1;
       RTYPEEX: nextstate = RTYPEWR;
       RTYPEWR: nextstate = FETCH1;
       BEQEX: nextstate = FETCH1;
              nextstate = FETCH1;
       default: nextstate = FETCH1;
                // should never happen
      endcase
    end
endmodule
module outputlogic(input statetype state,
                  output logic
                                  memread, memwrite, alusrca,
                  output logic
                                     memtoreg, iord,
                  output logic
                                     regwrite, regdst,
                  output logic [1:0] pcsrc, alusrcb,
                  output logic [3:0] irwrite,
                   output logic
                                      pcwrite, branch,
                  output logic [1:0] aluop);
 always_comb
   begin
      // set all outputs to zero, then
     // conditionally assert just the appropriate ones
     irwrite = 4'b0000;
     pcwrite = 0; branch = 0;
     regwrite = 0; regdst = 0;
     memread = 0; memwrite = 0;
     alusrca = 0; alusrcb = 2'b00; aluop = 2'b00;
     pcsrc = 2'b00;
     iord = 0; memtoreg = 0;
     case (state)
       FETCH1:
         begin
           memread = 1;
           irwrite = 4'b0001;
           alusrcb = 2'b01;
           pcwrite = 1;
          end
```

```
FETCH2:
 begin
   memread = 1;
   irwrite = 4'b0010;
   alusrcb = 2'b01;
    pcwrite = 1;
 end
FETCH3:
 begin
   memread = 1;
   irwrite = 4'b0100;
   alusrcb = 2'b01;
   pcwrite = 1;
 end
FETCH4:
 begin
   memread = 1;
    irwrite = 4'b1000;
   alusrcb = 2'b01;
    pcwrite = 1;
 end
DECODE: alusrcb = 2'b11;
MEMADR:
 begin
   alusrca = 1;
   alusrcb = 2'b10;
 end
LBRD:
 begin
   memread = 1;
          = 1;
    iord
 end
LBWR:
 begin
   regwrite = 1;
   memtoreg = 1;
  end
SBWR:
 begin
   memwrite = 1;
   iord
           = 1;
 end
RTYPEEX:
 begin
    alusrca = 1;
          = 2'b10;
    aluop
  end
RTYPEWR:
 begin
   regdst = 1;
   regwrite = 1;
 end
BEOEX:
 begin
   alusrca = 1;
    aluop = 2'b01;
   branch = 1;
    pcsrc = 2'b01;
  \quad \text{end} \quad
```

```
JEX:
         begin
           pcwrite = 1;
           pcsrc = 2'b10;
         end
      endcase
    end
endmodule
module aludec(input logic [1:0] aluop,
              input logic [5:0] funct,
             output logic [2:0] alucontrol);
  always comb
   case (aluop)
     2'b00: alucontrol = 3'b010; // add for lb/sb/addi
      2'b01: alucontrol = 3'b110; // subtract (for beq)
                             // R-Type instructions
     default: case(funct)
                ADD: alucontrol = 3'b010;
                SUB: alucontrol = 3'b110;
                AND: alucontrol = 3'b000;
                OR: alucontrol = 3'b001;
                SLT: alucontrol = 3'b111;
                default: alucontrol = 3'b101;
                           // should never happen
              endcase
    endcase
endmodule
module datapath #(parameter WIDTH = 8, REGBITS = 3)
                 (input logic
                                         clk, reset,
                  input logic [WIDTH-1:0] memdata,
                 input logic
                                        alusrca, memtoreg, iord,
                 input logic
                                         pcen, regwrite, regdst,
                 input logic [1:0]
                                          pcsrc, alusrcb,
                 input logic [3:0]
                                          irwrite,
                 input logic [2:0]
                                          alucontrol
                  output logic
                                          zero,
                  output logic [31:0]
                                         instr,
                 output logic [WIDTH-1:0] adr, writedata);
  logic [REGBITS-1:0] ra1, ra2, wa;
  logic [WIDTH-1:0] pc, nextpc, data, rd1, rd2, wd, a, srca,
                     srcb, aluresult, aluout, immx4;
  logic [WIDTH-1:0] CONST ZERO = 0;
 logic [WIDTH-1:0] CONST_ONE = 1;
  // shift left immediate field by 2
  assign immx4 = {instr[WIDTH-3:0],2'b00};
  // register file address fields
 assign ra1 = instr[REGBITS+20:21];
  assign ra2 = instr[REGBITS+15:16];
             #(REGBITS) regmux(instr[REGBITS+15:16],
                              instr[REGBITS+10:11], regdst, wa);
  // independent of bit width,
  // load instruction into four 8-bit registers over four cycles
```

```
ir0(clk, irwrite[0], memdata[7:0], instr[7:0]);
  flopen
             #(8)
  flopen
             #(8)
                       ir1(clk, irwrite[1], memdata[7:0], instr[15:8]);
                       ir2(clk, irwrite[2], memdata[7:0], instr[23:16]);
  flopen
             #(8)
                       ir3(clk, irwrite[3], memdata[7:0], instr[31:24]);
  flopen
             #(8)
  // datapath
  flopenr
             #(WIDTH) pcreg(clk, reset, pcen, nextpc, pc);
  flop
             #(WIDTH) datareg(clk, memdata, data);
  flop
             #(WIDTH) areg(clk, rd1, a);
             #(WIDTH) wrdreg(clk, rd2, writedata);
  flop
  flop
             #(WIDTH) resreg(clk, aluresult, aluout);
 mux2
             #(WIDTH) adrmux(pc, aluout, iord, adr);
 mux2
             #(WIDTH) src1mux(pc, a, alusrca, srca);
  mux4
             #(WIDTH) src2mux(writedata, CONST ONE, instr[WIDTH-1:0],
                               immx4, alusrcb, srcb);
             #(WIDTH) pcmux(aluresult, aluout, immx4,
 mux3
                             pcsrc, nextpc);
 mux2
             #(WIDTH) wdmux(aluout, data, memtoreg, wd);
  regfile
             #(WIDTH, REGBITS) rf(clk, regwrite, ra1, ra2,
                                 wa, wd, rd1, rd2);
             #(WIDTH) alunit(srca, srcb, alucontrol, aluresult, zero);
  alu
endmodule
module alu #(parameter WIDTH = 8)
            (input logic [WIDTH-1:0] a, b,
             input logic [2:0]
                                      alucontrol,
             output logic [WIDTH-1:0] result,
             output logic
  logic [WIDTH-1:0] b2, andresult, orresult,
                    sumresult, sltresult;
  andN
          andblock(a, b, andresult);
 orN
          orblock(a, b, orresult);
 condinv binv(b, alucontrol[2], b2);
          addblock(a, b2, alucontrol[2], sumresult);
  // slt should be 1 if most significant bit of sum is 1
  assign sltresult = sumresult[WIDTH-1];
 mux4 resultmux(andresult, orresult, sumresult,
                 sltresult, alucontrol[1:0], result);
  zerodetect #(WIDTH) zd(result, zero);
endmodule
module regfile #(parameter WIDTH = 8, REGBITS = 3)
                (input logic
                 input logic
                                             regwrite,
                 input logic [REGBITS-1:0] ra1, ra2, wa,
                 input logic [WIDTH-1:0]
                 output logic [WIDTH-1:0]
                                            rd1, rd2);
   logic [WIDTH-1:0] RAM [2**REGBITS-1:0];
  // three ported register file
  // read two ports combinationally
  // write third port on rising edge of clock
  // register 0 hardwired to 0
 always @(posedge clk)
   if (regwrite) RAM[wa] <= wd;</pre>
```

```
assign rd1 = ra1 ? RAM[ra1] : 0;
 assign rd2 = ra2 ? RAM[ra2] : 0;
endmodule
module zerodetect #(parameter WIDTH = 8)
                   (input logic [WIDTH-1:0] a,
                   output logic
                                            у);
   assign y = (a==0);
endmodule
module flop #(parameter WIDTH = 8)
             (input logic
                                       clk,
              input logic [WIDTH-1:0] d,
             output logic [WIDTH-1:0] q);
 always_ff @(posedge clk)
   q \le d;
endmodule
module flopen #(parameter WIDTH = 8)
              (input logic
                                        clk, en,
               input logic [WIDTH-1:0] d,
               output logic [WIDTH-1:0] q);
 always ff @(posedge clk)
   if (en) q <= d;
endmodule
module flopenr #(parameter WIDTH = 8)
                (input logic
                                         clk, reset, en,
                 input logic [WIDTH-1:0] d,
                output logic [WIDTH-1:0] q);
 always_ff @(posedge clk)
   if (reset) q <= 0;
   else if (en) q <= d;
endmodule
module mux2 #(parameter WIDTH = 8)
             (input logic [WIDTH-1:0] d0, d1,
             input logic
             output logic [WIDTH-1:0] y);
  assign y = s ? d1 : d0;
endmodule
module mux3 #(parameter WIDTH = 8)
             (input logic [WIDTH-1:0] d0, d1, d2,
             input logic [1:0]
              output logic [WIDTH-1:0] y);
 always_comb
   casez (s)
     2'b00: y = d0;
     2'b01: y = d1;
     2'b1?: y = d2;
   endcase
endmodule
```

```
module mux4 #(parameter WIDTH = 8)
             (input logic [WIDTH-1:0] d0, d1, d2, d3,
              input logic [1:0]
                                       s,
              output logic [WIDTH-1:0] y);
  always comb
    case (s)
      2'b00: y = d0;
      2'b01: y = d1;
      2'b10: y = d2;
      2'b11: y = d3;
    endcase
endmodule
module andN #(parameter WIDTH = 8)
             (input logic [WIDTH-1:0] a, b,
              output logic [WIDTH-1:0] y);
  assign y = a \& b;
endmodule
module orN #(parameter WIDTH = 8)
            (input logic [WIDTH-1:0] a, b,
             output logic [WIDTH-1:0] y);
  assign y = a \mid b;
endmodule
module inv #(parameter WIDTH = 8)
            (input logic [WIDTH-1:0] a,
             output logic [WIDTH-1:0] y);
  assign y = -a;
endmodule
module condinv #(parameter WIDTH = 8)
                (input logic [WIDTH-1:0] a,
                 input logic
                                          invert,
                 output logic [WIDTH-1:0] y);
  logic [WIDTH-1:0] ab;
  inv inverter(a, ab);
  mux2 invmux(a, ab, invert, y);
endmodule
module adder #(parameter WIDTH = 8)
              (input logic [WIDTH-1:0] a, b,
               input logic
                                        cin,
               output logic [WIDTH-1:0] y);
  assign y = a + b + cin;
endmodule
```

A.12.3 VHDL

```
______
-- mips.vhd
-- David Harris@hmc.edu 9/9/03
-- Model of subset of MIPS processor described in Ch 1
-- Entity Declarations
library IEEE; use IEEE.STD LOGIC 1164.all; use IEEE.STD LOGIC UNSIGNED.all;
entity top is -- top-level design for testing
   generic(width: integer := 8;          -- default 8-bit datapath
          regbits: integer := 3); -- and 3 bit register addresses (8 regs)
end;
library IEEE; use IEEE.STD LOGIC 1164.all; use STD.TEXTIO.all;
use IEEE.STD LOGIC UNSIGNED.all; use IEEE.STD LOGIC ARITH.all;
entity memory is -- external memory accessed by MIPS
   generic(width: integer);
   port(clk, memwrite: in STD LOGIC;
       adr, writedata: in STD LOGIC VECTOR(width-1 downto 0);
                  out STD LOGIC VECTOR(width-1 downto 0));
       memdata:
end:
library IEEE; use IEEE.STD LOGIC 1164.all;
entity mips is -- simplified MIPS processor
   regbits: integer := 3); -- and 3 bit register addresses (8 regs)
   memread, memwrite: out STD LOGIC;
       adr, writedata: out STD_LOGIC_VECTOR(width-1 downto 0));
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity controller is -- control FSM
   port(clk, reset:
                                  in STD LOGIC;
                                  in STD LOGIC VECTOR(5 downto 0);
       op:
                                  in STD LOGIC;
       memread, memwrite, alusrca, memtoreg,
       iord, pcen, regwrite, regdst: out STD_LOGIC;
       pcsrc, alusrcb, aluop: out STD LOGIC VECTOR(1 downto 0);
       irwrite:
                                  out STD LOGIC VECTOR(3 downto 0));
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity alucontrol is -- ALU control decoder
   port(aluop: in STD_LOGIC_VECTOR(1 downto 0);
        funct: in STD_LOGIC_VECTOR(5 downto 0);
       alucont: out STD_LOGIC_VECTOR(2 downto 0));
end:
```

```
library IEEE; use IEEE.STD LOGIC 1164.all; use IEEE.STD LOGIC ARITH.all;
entity datapath is -- MIPS datapath
   generic(width, regbits: integer);
                       in STD LOGIC;
   port(clk, reset:
        memdata:
                          in STD LOGIC VECTOR(width-1 downto 0);
        alusrca, memtoreg, iord, pcen,
        regwrite, regdst: in STD LOGIC;
        pcsrc, alusrcb: in STD LOGIC VECTOR(1 downto 0);
                          in STD LOGIC VECTOR(3 downto 0);
        irwrite:
                          in STD LOGIC VECTOR(2 downto 0);
        alucont:
        zero:
                          out STD LOGIC;
                         out STD LOGIC VECTOR(31 downto 0);
        instr:
        adr, writedata: out STD LOGIC VECTOR(width-1 downto 0));
end:
library IEEE; use IEEE.STD LOGIC 1164.all;
use IEEE.STD LOGIC ARITH.all; use IEEE.STD LOGIC UNSIGNED.all;
entity alu is -- Arithmetic/Logic unit with add/sub, AND, OR, set less than
    generic(width: integer);
   port(a, b: in STD_LOGIC_VECTOR(width-1 downto 0);
        alucont: in STD_LOGIC_VECTOR(2 downto 0);
        result: out STD LOGIC VECTOR(width-1 downto 0));
end:
library IEEE; use IEEE.STD LOGIC 1164.all;
use IEEE.STD LOGIC UNSIGNED.all; use IEEE.STD LOGIC ARITH.all;
entity regfile is -- three-port register file of 2**regbits words x width bits
    generic(width, regbits: integer);
                      in STD_LOGIC;
   port(clk:
        write:
                      in STD_LOGIC;
        ral, ra2, wa: in STD LOGIC VECTOR(regbits-1 downto 0);
                   in STD LOGIC VECTOR(width-1 downto 0);
        rd1, rd2:
                     out STD LOGIC VECTOR(width-1 downto 0));
end:
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity zerodetect is -- true if all input bits are zero
   generic(width: integer);
   port(a: in STD_LOGIC_VECTOR(width-1 downto 0);
        y: out STD LOGIC);
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity flop is -- flip-flop
   generic(width: integer);
   port(clk: in STD LOGIC;
         d: in STD LOGIC VECTOR(width-1 downto 0);
        q: out STD LOGIC VECTOR(width-1 downto 0));
end:
library IEEE; use IEEE.STD LOGIC 1164.all;
entity flopen is -- flip-flop with enable
    generic(width: integer);
   port(clk, en: in STD LOGIC;
              in STD LOGIC_VECTOR(width-1 downto 0);
        d:
                 out STD LOGIC VECTOR(width-1 downto 0));
end;
```

```
library IEEE; use IEEE.STD LOGIC 1164.all; use IEEE.STD LOGIC ARITH.all;
entity flopenr is -- flip-flop with enable and synchronous reset
   generic(width: integer);
   port(clk, reset, en: in STD LOGIC;
                       in STD LOGIC VECTOR(width-1 downto 0);
                        out STD LOGIC VECTOR(width-1 downto 0));
        q:
end:
library IEEE; use IEEE.STD LOGIC 1164.all;
entity mux2 is -- two-input multiplexer
   generic(width: integer);
   port(d0, d1: in STD LOGIC VECTOR(width-1 downto 0);
             in STD LOGIC;
               out STD LOGIC VECTOR(width-1 downto 0));
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity mux4 is -- four-input multiplexer
   generic(width: integer);
   port(d0, d1, d2, d3: in STD_LOGIC_VECTOR(width-1 downto 0);
                       in STD_LOGIC_VECTOR(1 downto 0);
                        out STD LOGIC VECTOR(width-1 downto 0));
        у:
end:
-- Architecture Definitions
______
architecture test of top is
   component mips generic(width: integer := 8; -- default 8-bit datapath
                         regbits: integer := 3); -- and 3 bit register addresses (8 regs)
       port(clk, reset:
                             in STD LOGIC;
            memdata:
                              in STD LOGIC VECTOR(width-1 downto 0);
            memread, memwrite: out STD LOGIC;
                              out STD LOGIC VECTOR(width-1 downto 0));
            adr, writedata:
    end component;
   component memory generic (width: integer);
       port(clk, memwrite: in STD LOGIC;
            adr, writedata: in STD_LOGIC_VECTOR(width-1 downto 0);
            memdata:
                           out STD_LOGIC_VECTOR(width-1 downto 0));
    end component;
    signal clk, reset, memread, memwrite: STD LOGIC;
    signal memdata, adr, writedata: STD LOGIC VECTOR(width-1 downto 0);
begin
    -- mips being tested
    dut: mips generic map(width, regbits)
             port map(clk, reset, memdata, memread, memwrite, adr, writedata);
    -- external memory for code and data
    exmem: memory generic map(width)
                 port map(clk, memwrite, adr, writedata, memdata);
   -- Generate clock with 10 ns period
   process begin
       clk <= '1';
       wait for 5 ns;
       clk <= '0';
       wait for 5 ns;
    end process;
```

```
-- Generate reset for first two clock cycles
   process begin
       reset <= '1';
        wait for 22 ns;
       reset <= '0';
        wait;
    end process;
    -- check that 7 gets written to address 76 at end of program
   process (clk) begin
        if (clk'event and clk = '0' and memwrite = '1') then
            if (conv integer(adr) = 76 and conv integer(writedata) = 7) then
                report "Simulation completed successfully";
            else report "Simulation failed.";
            end if;
        end if;
    end process;
end;
architecture synth of memory is
begin
   process is
        file mem file: text open read mode is "memfile.dat";
        variable L: line;
        variable ch: character;
        variable index, result: integer;
        type ramtype is array (255 downto 0) of STD LOGIC VECTOR(7 downto 0);
        variable mem: ramtype;
    begin
        -- initialize memory from file
        -- memory in little-endian format
        -- 80020044 means mem[3] = 80 and mem[0] = 44
        for i in 0 to 255 loop -- set all contents low
            mem(conv integer(i)) := "00000000";
        end loop;
        index := 0;
        while not endfile(mem file) loop
            readline(mem_file, L);
            for j in 0 to 3 loop
                result := 0;
                    for i in 1 to 2 loop
                        read(L, ch);
                        if '0' <= ch and ch <= '9' then
                            result := result*16 + character'pos(ch)-character'pos('0');
                        elsif 'a' <= ch and ch <= 'f' then
                            result := result*16 + character'pos(ch)-character'pos('a')+10;
                        else report "Format error on line " & integer'image(index)
                             severity error;
                        end if;
                    end loop;
                mem(index*4+3-j) := conv std logic vector(result, width);
            end loop;
            index := index + 1;
        end loop;
        -- read or write memory
        loop
            if clk'event and clk = '1' then
                if (memwrite = '1') then mem(conv integer(adr)) := writedata;
                end if;
```

```
end if:
           memdata <= mem(conv integer(adr));</pre>
           wait on clk, adr;
       end loop;
   end process;
end;
architecture struct of mips is
   component controller
                               in STD_LOGIC;
       port(clk, reset:
            op:
                               in STD_LOGIC_VECTOR(5 downto 0);
            zero:
                               in STD LOGIC;
            memread, memwrite, alusrca, memtoreg,
            iord, pcen, regwrite, regdst: out STD LOGIC;
            pcsrc, alusrcb, aluop: out STD LOGIC VECTOR(1 downto 0);
                               out STD LOGIC VECTOR(3 downto 0));
            irwrite:
    end component;
   component alucontrol
                               in STD LOGIC VECTOR(1 downto 0);
       port(aluop:
                               in STD LOGIC VECTOR(5 downto 0);
            funct:
                               out STD_LOGIC_VECTOR(2 downto 0));
            alucont:
    end component;
    component datapath generic(width, regbits: integer);
       port(clk, reset:
                             in STD LOGIC;
                              in STD LOGIC VECTOR(width-1 downto 0);
            memdata:
            alusrca, memtoreg, iord, pcen,
            regwrite, regdst: in STD_LOGIC;
            pcsrc, alusrcb: in STD_LOGIC_VECTOR(1 downto 0);
            irwrite: in STD_LOGIC_VECTOR(3 downto 0);
alucont: in STD_LOGIC_VECTOR(2 downto 0);
                             out STD LOGIC;
            zero:
            adr, writedata: out STD LOGIC VECTOR(width-1 downto 0));
    end component;
   signal instr: STD LOGIC VECTOR(31 downto 0);
    signal zero, alusrca, memtoreg, iord, pcen, regwrite, regdst: STD_LOGIC;
    signal aluop, pcsrc, alusrcb: STD LOGIC VECTOR(1 downto 0);
    signal irwrite: STD_LOGIC_VECTOR(3 downto 0);
    signal alucont: STD_LOGIC_VECTOR(2 downto 0);
begin
   cont: controller port map(clk, reset, instr(31 downto 26), zero,
                             memread, memwrite, alusrca, memtoreg,
                             iord, pcen, regwrite, regdst,
                             pcsrc, alusrcb, aluop, irwrite);
   ac: alucontrol port map(aluop, instr(5 downto 0), alucont);
   dp: datapath generic map(width, regbits)
                port map(clk, reset, memdata, alusrca, memtoreg,
                         iord, pcen, regwrite, regdst,
                         pcsrc, alusrcb, irwrite,
                         alucont, zero, instr, adr, writedata);
end;
architecture synth of controller is
   type statetype is (FETCH1, FETCH2, FETCH3, FETCH4, DECODE, MEMADR,
                      LBRD, LBWR, SBWR, RTYPEEX, RTYPEWR, BEQEX, JEX);
                   STD LOGIC VECTOR(5 downto 0) := "100000";
   constant LB:
   constant SB:
                   STD_LOGIC_VECTOR(5 downto 0) := "101000";
   constant RTYPE: STD LOGIC VECTOR(5 downto 0) := "000000";
```

```
constant BEQ: STD LOGIC VECTOR(5 downto 0) := "000100";
              STD LOGIC VECTOR(5 downto 0) := "000010";
constant J:
signal state, nextstate:
                             statetype;
signal pcwrite, pcwritecond: STD LOGIC;
process (clk) begin -- state register
    if clk'event and clk = '1' then
        if reset = '1' then state <= FETCH1;
        else state <= nextstate;</pre>
        end if:
    end if:
end process;
process (state, op) begin -- next state logic
    case state is
        when FETCH1 => nextstate <= FETCH2;
        when FETCH2 => nextstate <= FETCH3;
        when FETCH3 => nextstate <= FETCH4;
        when FETCH4 => nextstate <= DECODE;
        when DECODE => case op is
                           when LB | SB => nextstate <= MEMADR;
                            when RTYPE => nextstate <= RTYPEEX;
                            when BEQ => nextstate <= BEQEX;
                            when J => nextstate <= JEX;
                            when others => nextstate <= FETCH1; -- should never happen
                        end case;
        when MEMADR => case op is
                            when LB => nextstate <= LBRD;
                            when SB => nextstate <= SBWR;
                            when others => nextstate <= FETCH1; -- should never happen
                        end case;
        when LBRD => nextstate <= LBWR;
        when LBWR => nextstate <= FETCH1;
        when SBWR => nextstate <= FETCH1;
        when RTYPEEX => nextstate <= RTYPEWR;
        when RTYPEWR => nextstate <= FETCH1;
        when BEQEX => nextstate <= FETCH1;
        when JEX => nextstate <= FETCH1;
        when others => nextstate <= FETCH1; -- should never happen
    end case;
end process;
process (state) begin
    -- set all outputs to zero, then conditionally assert just the appropriate ones
    irwrite <= "0000";
    pcwrite <= '0'; pcwritecond <= '0';</pre>
    reqwrite <= '0'; regdst <= '0';</pre>
    memread <= '0'; memwrite <= '0';</pre>
    alusrca <= '0'; alusrcb <= "00"; aluop <= "00";
    pcsrc <= "00";
    iord <= '0'; memtoreg <= '0';</pre>
    case state is
        when FETCH1 => memread <= '1';
                       irwrite <= "0001";
                       alusrcb <= "01";
                       pcwrite <= '1';</pre>
        when FETCH2 => memread <= '1';
                       irwrite <= "0010";
```

```
alusrcb <= "01":
                           pcwrite <= '1';
            when FETCH3 => memread <= '1';
                           irwrite <= "0100";
                           alusrcb <= "01";
                           pcwrite <= '1';
            when FETCH4 => memread <= '1';
                           irwrite <= "1000";
                           alusrcb <= "01";
                           pcwrite <= '1';</pre>
            when DECODE => alusrcb <= "11";
            when MEMADR => alusrca <= '1';
                           alusrcb <= "10";
            when LBRD => memread <= '1';
                          iord <= '1';
            when LBWR => regwrite <= '1';
                           memtoreg <= '1';</pre>
            when SBWR => memwrite <= '1';
                           iord <= '1';
            when RTYPEEX => alusrca <= '1';
                           aluop <= "10";
            when RTYPEWR => regdst <= '1';
                           regwrite <= '1';
            when BEOEX => alusrca <= '1';
                           aluop <= "01";
                           pcwritecond <= '1';</pre>
                           pcsrc <= "01";
            when JEX =>
                         pcwrite <= '1';
                           pcsrc <= "10";
        end case;
    end process;
   pcen <= pcwrite or (pcwritecond and zero); -- program counter enable</pre>
end:
architecture synth of alucontrol is
begin
   process(aluop, funct) begin
        case aluop is
           when "00" => alucont <= "010"; -- add (for lb/sb/addi)
            when "01" => alucont <= "110"; -- sub (for beq)
            when others => case funct is
                                              -- R-type instructions
                               when "100000" => alucont <= "010"; -- add (for add)
                               when "100010" => alucont <= "110"; -- subtract (for sub)</pre>
                               when "100100" => alucont <= "000"; -- logical and (for and)
                               when "100101" => alucont <= "001"; -- logical or (for or)
                               when "101010" => alucont <= "111"; -- set on less (for slt)
                               when others => alucont <= "---"; -- should never happen
                           end case;
        end case;
    end process;
end;
architecture struct of datapath is
    component alu generic(width: integer);
        port(a, b: in STD_LOGIC_VECTOR(width-1 downto 0);
             alucont: in STD_LOGIC_VECTOR(2 downto 0);
             result: out STD LOGIC VECTOR(width-1 downto 0));
    end component;
```

```
component regfile generic(width, regbits: integer);
       port(clk: in STD LOGIC;
            write:
                         in STD LOGIC;
             ral, ra2, wa: in STD LOGIC VECTOR(regbits-1 downto 0);
                         in STD LOGIC VECTOR(width-1 downto 0);
                         out STD LOGIC VECTOR(width-1 downto 0));
             rd1, rd2:
    end component;
    component zerodetect generic(width: integer);
        port(a: in STD LOGIC VECTOR(width-1 downto 0);
             y: out STD LOGIC);
    end component;
    component flop generic(width: integer);
        port(clk: in STD LOGIC;
                 in STD LOGIC VECTOR(width-1 downto 0);
                  out STD LOGIC VECTOR(width-1 downto 0));
    end component;
    component flopen generic(width: integer);
        port(clk, en: in STD LOGIC;
                   in STD LOGIC VECTOR(width-1 downto 0);
                     out STD_LOGIC_VECTOR(width-1 downto 0));
             q:
    end component;
    component flopenr generic(width: integer);
        port(clk, reset, en: in STD LOGIC;
                             in STD LOGIC VECTOR(width-1 downto 0);
                             out STD LOGIC VECTOR(width-1 downto 0));
             q:
    end component;
    component mux2 generic(width: integer);
        port(d0, d1: in STD LOGIC VECTOR(width-1 downto 0);
                     in STD LOGIC;
             s:
             у:
                    out STD_LOGIC_VECTOR(width-1 downto 0));
    end component;
    component mux4 generic(width: integer);
        port(d0, d1, d2, d3: in STD LOGIC VECTOR(width-1 downto 0);
                            in STD LOGIC VECTOR(1 downto 0);
                             out STD LOGIC VECTOR(width-1 downto 0));
             у:
    end component;
    constant CONST ONE: STD LOGIC VECTOR(width-1 downto 0) := conv std logic vector(1, width);
    constant CONST ZERO: STD LOGIC VECTOR(width-1 downto 0) := conv std logic vector(0, width);
    signal ra1, ra2, wa: STD_LOGIC_VECTOR(regbits-1 downto 0);
    signal pc, nextpc, md, rd1, rd2, wd, a,
          src1, src2, aluresult, aluout, dp writedata, constx4: STD LOGIC VECTOR(width-1 downto 0);
    signal dp_instr: STD_LOGIC_VECTOR(31 downto 0);
begin
    -- shift left constant field by 2
   constx4 <= dp instr(width-3 downto 0) & "00";</pre>
    -- register file address fields
   ral <= dp instr(regbits+20 downto 21);
    ra2 <= dp instr(regbits+15 downto 16);
    regmux: mux2 generic map(regbits) port map(dp instr(regbits+15 downto 16),
                                                dp instr(regbits+10 downto 11), regdst, wa);
    -- independent of bit width, load dp_instruction into four 8-bit registers over four cycles
   ir0: flopen generic map(8) port map(clk, irwrite(0), memdata(7 downto 0), dp instr(7 downto 0));
   ir1: flopen generic map(8) port map(clk, irwrite(1), memdata(7 downto 0), dp_instr(15 downto 8));
   ir2: flopen generic map(8) port map(clk, irwrite(2), memdata(7 downto 0), dp_instr(23 downto 16));
   ir3: flopen generic map(8) port map(clk, irwrite(3), memdata(7 downto 0), dp instr(31 downto 24));
```

```
-- datapath
    pcreq: flopenr generic map(width) port map(clk, reset, pcen, nextpc, pc);
    mdr:
             flop generic map(width) port map(clk, memdata, md);
    areg: flop generic map(width) port map(clk, rd1, a);
             flop generic map(width) port map(clk, rd2, dp writedata);
             flop generic map(width) port map(clk, aluresult, aluout);
    adrmux: mux2 generic map(width) port map(pc, aluout, iord, adr);
    src1mux: mux2 generic map(width) port map(pc, a, alusrca, src1);
    src2mux: mux4 generic map(width) port map(dp writedata, CONST ONE,
                                               dp instr(width-1 downto 0), constx4, alusrcb, src2);
    pcmux:
             mux4 generic map(width) port map(aluresult, aluout, constx4, CONST_ZERO, pcsrc, nextpc);
    wdmux:
             mux2 generic map(width) port map(aluout, md, memtoreg, wd);
    rf:
             regfile generic map(width, regbits) port map(clk, regwrite, ra1, ra2, wa, wd, rd1, rd2);
             alu generic map(width) port map(src1, src2, alucont, aluresult);
             zerodetect generic map(width) port map(aluresult, zero);
    -- drive outputs
    instr <= dp instr; writedata <= dp writedata;</pre>
architecture synth of alu is
    signal b2, sum, slt: STD LOGIC VECTOR(width-1 downto 0);
    b2 <= not b when alucont(2) = '1' else b;
    sum <= a + b2 + alucont(2);
    -- slt should be 1 if most significant bit of sum is 1
    slt <= conv std logic vector(1, width) when sum(width-1) = '1'
           else conv std logic vector(0, width);
    with alucont(1 downto 0) select result <=</pre>
        a and b when "00",
        a or b when "01",
        sum
             when "10",
        slt
               when others;
end:
architecture synth of regfile is
    type ramtype is array (2**reqbits-1 downto 0) of STD LOGIC VECTOR(width-1 downto 0);
    signal mem: ramtype;
begin
    -- three-ported register file
    -- read two ports combinationally
    -- write third port on rising edge of clock
    process(clk) begin
        if clk'event and clk = '1' then
            if write = '1' then mem(conv integer(wa)) <= wd;
            end if;
        end if;
    end process;
    process(ra1, ra2) begin
       if (conv integer(ra1) = 0) then rd1 <= conv std logic vector(0, width); -- register 0 holds 0
       else rd1 <= mem(conv integer(ra1));</pre>
       if (conv_integer(ra2) = 0) then rd2 <= conv_std_logic_vector(0, width);</pre>
       else rd2 <= mem(conv integer(ra2));</pre>
       end if;
    end process;
end;
```

```
architecture synth of zerodetect is
    signal i: integer;
    signal x: STD LOGIC VECTOR(width-1 downto 1);
begin -- N-bit AND of inverted inputs
    AllBits: for i in width-1 downto 1 generate
        LowBit: if i = 1 generate
                    A1: x(1) \le not a(0) and not a(1);
                end generate;
                OtherBits: if i /= 1 generate
                    Ai: x(i) \le not a(i) and x(i-1);
                end generate;
        end generate;
    y \le x(width-1);
architecture synth of flop is
begin
    process(clk) begin
        if clk'event and clk = '1' then -- or use "if RISING EDGE(clk) then"
            q <= d;
        end if;
    end process;
end;
architecture synth of flopen is
begin
    process(clk) begin
        if clk'event and clk = '1' then
            if en = '1' then q <= d;
            end if;
        end if;
    end process;
end;
architecture synchronous of flopenr is
begin
    process(clk) begin
        if clk'event and clk = '1' then
            if reset = '1' then
                q \le CONV STD LOGIC VECTOR(0, width); -- produce a vector of all zeros
            elsif en = '1' then q <= d;
        end if:
    end process;
end;
architecture synth of mux2 is
begin
    y \le d0 when s = '0' else d1;
architecture synth of mux4 is
begin
    y \le d0 when s = "00" else
        d1 when s = "01" else
         d2 when s = "10" else
end;
```

Exercises

The following exercises can be done in your favorite HDL. If you have a simulator available, test your design. Print the waveforms and explain how they prove that the code works. If you have a synthesizer available, synthesize your code. Print the generated circuit diagram and explain why it matches your expectations.

A.1 Sketch a schematic of the circuit described by the following HDL code. Simplify to a minimum number of gates.

```
SystemVerilog
                                                         VHDL
module exercise1(input logic a, b, c,
                                                         library IEEE; use IEEE.STD LOGIC 1164.all;
                   output logic y, z);
                                                         entity exercisel is
  assign y = a & b & c | a & b & ~c | a & ~b & c;
                                                           port(a, b, c: in STD LOGIC;
                                                                 y, z: out STD LOGIC);
  assign z = a \& b \mid \neg a \& \neg b;
endmodule
                                                         end:
                                                         architecture synth of exercisel is
                                                           y <= (a and b and c) or (a and b and (not c)) or
                                                                (a and (not b) and c);
                                                          z \le (a \text{ and } b) \text{ or } ((\text{not } a) \text{ and } (\text{not } b));
```

A.2 Sketch a schematic of the circuit described by the following HDL code. Simplify to a minimum number of gates.

```
SystemVerilog
module exercise2(input logic [3:0] a,
                                                   library IEEE; use IEEE.STD LOGIC 1164.all;
                 output logic [1:0] y);
                                                   entity exercise2 is
                                                     port(a: in STD LOGIC VECTOR(3 downto 0);
  always comb
   if (a[0]) y = 2'b11;
                                                          y: out STD LOGIC VECTOR(1 downto 0));
   else if (a[1]) y = 2'b10;
                                                   end;
   else if (a[2]) y = 2'b01;
   else if (a[3]) y = 2'b00;
                                                   architecture synth of exercise2 is
   else
                   y = a[1:0];
                                                   begin
endmodule
                                                     process(a) begin
                                                      if a(0) = '1' then y \le "11";
                                                       elsif a(1) = '1' then y <= "10";
                                                       elsif a(2) = '1' then y \le "01";
                                                       elsif a(3) = '1' then y \le "00";
                                                                            y <= a(1 downto 0);</pre>
                                                      end if;
                                                     end process;
                                                   end;
```

- A.3 Write an HDL module that computes a 4-input XOR function. The input is $A_{3:0}$ and the output is Y.
- A.4 Write a self-checking testbench for Exercise A.3. Create a test vector file containing all 16 test cases. Simulate the circuit and show that it works. Introduce an error in the test vector file and show that it reports a mismatch.

- A.5 Write an HDL module called minority. It receives three inputs, *A*, *B*, and *C*. It produces one output *Y* that is TRUE if at least two of the inputs are FALSE.
- A.6 Write an HDL module for a hexadecimal 7-segment display decoder. The decoder should handle the digits *A*, *B*, *C*, *D*, *E*, and *F* as well as 0–9.
- A.7 Write a self-checking testbench for Exercise A.6. Create a test vector file containing all 16 test cases. Simulate the circuit and show that it works. Introduce an error in the test vector file and show that it reports a mismatch.
- A.8 Write an 8:1 multiplexer module called mux8 with inputs S_{2:0}, D0, D1, D2, D3, D4, D5, D6, D7, and output Y.
- A.9 Write a structural module to compute $Y = A\overline{B} + \overline{B}\overline{C} + \overline{A}BC$ using multiplexer logic. Use the 8:1 multiplexer from Exercise A.8.
- A.10 Repeat Exercise A.9 using a 4:1 multiplexer and as many NOT gates as you need.
- A.11 Section A.5.4 pointed out that a synchronizer could be correctly described with blocking assignments if the assignments were given in the proper order. Think of another simple sequential circuit that cannot be correctly described with blocking assignments regardless of order.
- A.12 Write an HDL module for an 8-input priority circuit.
- A.13 Write an HDL module for a 2:4 decoder.
- A.14 Write an HDL module for a 6:64 decoder using three of the 2:4 decoders from Exercise A.13 along with 64 3-input AND gates.
- A.15 Sketch the state transition diagram for the FSM described by the following HDL code.

SystemVerilog

```
module fsm2(input logic clk, reset,
           input logic a, b,
           output logic y);
 typedef enum logic [1:0]
   {S0, S1, S2, S3} statetype;
 statetype state, nextstate;
 always ff @(posedge clk)
   if (reset) state <= S0;
   else
            state <= nextstate;
 always comb
   case (state)
     S0: if (a ^ b) nextstate = S1;
                nextstate = S0;
         else
     S1: if (a & b) nextstate = S2;
         else
                   nextstate = S0;
     S2: if (a | b) nextstate = S3;
         else nextstate = S0;
     S3: if (a | b) nextstate = S3;
         else
                  nextstate = S0;
   endcase
```

VHDI

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity fsm2 is
  port(clk, reset: in STD LOGIC;
      a, b: in STD_LOGIC;
       у:
                 out STD LOGIC);
end;
architecture synth of fsm2 is
  type statetype is (S0, S1, S2, S3);
  signal state, nextstate: statetype;
begin
  process(clk, reset) begin
   if reset = '1' then state <= S0;
    elsif clk'event and clk = '1' then
      state <= nextstate;
    end if;
  end process;
process (state, a, b) begin
   case state is
      when S0 \Rightarrow if (a xor b) = '1' then
                  nextstate <= S1;
                 else nextstate <= S0;
                 end if;
                                       (continues)
```

```
SystemVerilog (continued)
                                                         VHDL (continued)
assign y = (state == S1) || (state == S2);
                                                               when S1 \Rightarrow if (a and b) = '1' then
endmodule
                                                                                 nextstate <= S2;
                                                                            else nextstate <= S0:
                                                                            end if;
                                                               when S2 \Rightarrow if (a or b) = '1' then
                                                                                 nextstate <= S3:
                                                                            else nextstate <= S0;
                                                                            end if;
                                                               when S3 \Rightarrow if (a or b) \Rightarrow '1' then
                                                                                 nextstate <= S3;
                                                                            else nextstate <= S0;
                                                                            end if:
                                                             end case:
                                                           end process;
                                                           y \le '1' when ((state = S1) or (state = S2))
                                                                else '0';
                                                         end:
```

A.16 Sketch the state transition diagram for the FSM described by the following HDL code. An FSM of this nature is used in a branch predictor on some microprocessors.

```
SystemVerilog
                                                  VHDL
module fsm1(input logic clk, reset,
                                                  library IEEE; use IEEE.STD LOGIC 1164.all;
           input logic taken, back,
           output logic predicttaken);
                                                  entity fsm1 is
                                                   port(clk, reset: in STD LOGIC;
  typedef enum logic [4:0]
                                                         taken, back: in STD LOGIC;
   \{S0 = 5'b00001,
                                                         predicttaken: out STD LOGIC);
    S1 = 5'b00010,
                                                  end;
    S2 = 5'b00100,
    S3 = 5'b001000,
                                                  architecture synth of fsml is
    S4 = 5'b10000} statetype;
                                                    type statetype is (S0, S1, S2, S3, S4);
                                                    signal state, nextstate: statetype;
 statetype state, nextstate;
                                                  begin
                                                    process(clk, reset) begin
  always ff @(posedge clk)
                                                     if reset = '1' then state <= S2;
   if (reset) state <= S2;
                                                     elsif clk'event and clk = '1' then
   else
             state <= nextstate;
                                                       state <= nextstate;</pre>
                                                     end if;
  always_comb
                                                    end process;
    case (state)
     S0: if (taken) nextstate = S1;
                                                   process (state, taken) begin
         else nextstate = S0;
                                                     case state is
                                                       when S0 => if taken = '1' then
     S1: if (taken) nextstate = S2;
         else nextstate = S0;
                                                                      nextstate <= S1;
     S2: if (taken) nextstate = S3;
                                                                  else nextstate <= S0;
         else
                nextstate = S1;
                                                                  end if:
                                                       when S1 => if taken = '1' then
     S3: if (taken) nextstate = S4;
         else nextstate = S2;
                                                                       nextstate <= S2;
      S4: if (taken) nextstate = S4;
                                                                  else nextstate <= S0;
         else nextstate = S3;
                                                                  end if;
     default:
                  nextstate = S2;
    endcase
                                                                                        (continues)
```

```
SystemVerilog (continued)
                                                   VHDL (continued)
  assign predicttaken = (state == S4) ||
                                                         when S2 => if taken = '1' then
                        (state == S3) ||
                                                                        nextstate <= S3;
                        (state == S2 && back);
                                                                     else nextstate <= S1;
endmodule
                                                                     end if;
                                                          when S3 => if taken = '1' then
                                                                         nextstate <= S4:
                                                                     else nextstate <= S2;
                                                                     end if;
                                                         when S4 => if taken = '1' then
                                                                          nextstate <= S4;
                                                                     else nextstate <= S3;
                                                                     end if:
                                                         when others => nextstate <= S2;
                                                        end case;
                                                      end process;
                                                      -- output logic
                                                      predicttaken <= '1' when
                                                                   ((state = S4) or (state = S3) or
                                                                     (state = S2 and back = '1'))
                                                        else '0':
                                                   end:
```

- A.17 Write an HDL module for an SR latch.
- A.18 Write an HDL module for a JK flip-flop. The flip-flop has inputs clk, J, and K, and output Q. On the rising edge of the clock, Q keeps its old value if J = K = 0. It sets Q to 1 if J = 1, resets Q to 0 if K = 1, and inverts Q if J = K = 1.
- A.19 Write a line of HDL code that gates a 32-bit bus called data with another signal called sel to produce a 32-bit result. If sel is TRUE, result = data. Otherwise, result should be all 0s.

SystemVerilog Exercises

The following exercises are specific to SystemVerilog.

- A.20 Explain the difference between blocking and nonblocking assignments in SystemVerilog. Give examples.
- A.21 What does the following SystemVerilog statement do?
 result = |(data[15:0] & 16'hC820);
- A.22 Rewrite the syncbad module from Section A.5.4. Use nonblocking assignments, but change the code to produce a correct synchronizer with two flip-flops.
- A.23 Consider the following two pieces of SystemVerilog code. Do they have the same function? Sketch the hardware each one implies.

- A.24 Repeat Exercise A.23 if the <= is replaced by = everywhere in the code.
- A.25 The following SystemVerilog modules show errors that the authors have seen students make in the lab. Explain the error in each module and how to fix it.

```
module latch(input logic
                                clk,
             input logic [3:0] d,
             output logic [3:0] q);
  always @(clk)
     if (clk) q <= d;
endmodule
module gates(input logic [3:0] a, b,
            output logic [3:0] y1, y2, y3, y4, y5);
  always @(a)
     begin
        y1 = a \& b;
        y2 = a | b;
        y3 = a ^ b;
        y4 = ~(a \& b);
        y5 = ~(a | b);
     end
endmodule
module mux2(input logic [3:0] d0, d1,
           input logic s,
           output logic [3:0] y);
   always @(posedge s)
     if (s) y <= d1;
     else y \le d0;
endmodule
module twoflops(input logic clk,
                input logic d0, d1,
                output logic q0, q1);
  always @(posedge clk)
     q1 = d1;
     q0 = d0;
endmodule
module FSM(input logic clk,
           input logic a,
           output logic out1, out2);
  logic state;
```

```
// next state logic and register (sequential)
   always ff @(posedge clk)
      if (state == 0) begin
         if (a) state <= 1;
      end else begin
         if (~a) state <= 0;
      end
   always comb // output logic (combinational)
      if (state == 0) out1 = 1;
      else
                     out2 = 1;
endmodule
module priority(input logic [3:0] a,
               output logic [3:0] y);
   always_comb
      if
            (a[3]) y = 4'b1000;
      else if (a[2]) y = 4'b0100;
      else if (a[1]) y = 4'b0010;
      else if (a[0]) y = 4'b0001;
endmodule
module divideby3FSM(input logic clk,
                    input logic reset,
                    output logic out);
   typedef enum logic [1:0] {S0, S1, S2} statetype;
   statetype state, nextstate;
   // State Register
   always ff @(posedge clk)
      if (reset) state <= S0;
                state <= nextstate;
      else
   // Next State Logic
   always_comb
      case (state)
        S0: nextstate = S1;
         S1: nextstate = S2;
         S2: nextstate = S0;
      endcase
   // Output Logic
   assign out = (state == S2);
endmodule
module mux2tri(input logic [3:0] d0, d1,
               input logic
               output tri
                          [3:0] y);
   tristate t0(d0, s, y);
   tristate t1(d1, s, y);
endmodule
module floprsen(input logic
                                   clk,
                input logic
                                   reset,
                input logic
                                   set,
```

```
input logic [3:0] d,
                output logic [3:0] q);
   always ff @(posedge clk)
     if (reset) q <= 0;
                q <= d;
   always @(set)
    if (set) q <= 1;
endmodule
module and3(input logic a, b, c,
           output logic y);
   logic tmp;
   always @(a, b, c)
   begin
     tmp <= a & b;
        <= tmp & c;
     У
   end
endmodule
```

VHDL Exercises

The following exercises are specific to VHDL.

A.26 In VHDL, why is it necessary to write q <= '1' when state = S0 else '0'; rather than simply

q <= (state = S0); ?</pre>

A.27 Each of the following VHDL modules contains an error. For brevity, only the architecture is shown; assume the library use clause and entity declaration are correct. Explain the error and how to fix it.

```
architecture synth of latch is
begin
  process(clk) begin
    if clk = '1' then q <= d;
    end if;
  end process;
end;
architecture proc of gates is
begin
  process(a) begin
    y1 \le a and b;
    y2 <= a or b;
    y3 <= a xor b;
    y4 \le a \text{ nand b};
    y5 <= a nor b;
  end process;
end;
architecture synth of flop is
```

```
begin
 process(clk)
   if clk'event and clk = '1' then
      q \ll d;
end;
architecture synth of priority is
 process(a) begin
         a(3) = '1' \text{ then } y \le "1000";
    elsif a(2) = '1' then y <= "0100";
    elsif a(1) = '1' then y \le "0010";
    elsif a(0) = '1' then y \le "0001";
    end if;
 end process;
end;
architecture synth of divideby3FSM is
  type statetype is (S0, S1, S2);
  signal state, nextstate: statetype;
begin
 process(clk, reset) begin
    if reset = '1' then state <= S0;
    elsif clk'event and clk = '1' then
      state <= nextstate;</pre>
    end if;
  end process;
   process(state) begin
   case state is
     when S0 => nextstate <= S1;
      when S1 => nextstate <= S2;
      when S2 => nextstate <= S0;
    end case:
 end process;
 q <= '1' when state = S0 else '0';
end;
architecture struct of mux2 is
 component tristate
    port(a: in STD LOGIC VECTOR(3 downto 0);
         en: in STD LOGIC;
         y: out STD_LOGIC_VECTOR(3 downto 0));
 end component;
  t0: tristate port map(d0, s, y);
 t1: tristate port map(d1, s, y);
end;
architecture asynchronous of flopr is
begin
 process(clk, reset) begin
   if reset = '1' then
     q <= '0';
    elsif clk'event and clk = '1' then
      q <= d;
    end if;
  end process;
```

```
process(set) begin
   if set = '1' then
      q <= '1';
   end if;
   end process;
end;

architecture synth of mux3 is begin
   y <= d2 when s(1) else
      d1 when s(0) else d0;
end;</pre>
```