

100-1 Under-Graduate Project: RTL Coding Style

Speaker:蘇冠羽

Date: 2011/12/06



Outline

- Principles of RTL Coding Styles
 - Readability
 - Finite state machine (FSM)
 - Coding for synthesis
 - Partitioning for synthesis
- Debugging Tool: nLint




Pre-RTL Preparation Checklist

- Communicate design issues with your teammates
 - Naming conventions, directory trees and other design organizations
- Have a specification for your design
 - Everyone should have a specification BEFORE they start coding
- Design partition
 - Follow the specification's recommendations for partition
 - Break the design into major functional blocks



RTL Coding Style



- Create a block level drawing of your design before you begin coding.
 - Draw a block diagram of the functions and sub-functions of your design.
- Hierarchy design
- Always think of the poor guy who has to read your RTL code.
 - Easy to understand.
 - Meaningful names.
 - Comments and headers.



Outline

- Principles of RTL Coding Styles
 - Readability
 - Finite state machine (FSM)
 - Coding for synthesis
 - Partitioning for synthesis
- Debugging Tool: nLint



File Headers

- Include informational header at the top of every source file, including scripts.
 - Filename
 - ❖ Author information, e.g. name, email...
 - Description of function and list of key features of the module
 - Available parameters
 - Reset scheme and clock domain
 - Date the file was created and modified
 - Critical timing and asynchronous interface



File Header Example: DCT.v

```
2 // COPYRIGHT (c) 2007 Chin-Yu Chen. ALL RIGHTS RESERVED
 // FILE NAME : dct.v
5 // TYPE
            : top module
6 // DEPARTMENT : Access Lab, Graduate Institute of Electronics Engineering, National Taiwan University
7 // AUTHOR : Chin-Yu Chen
8 // AUTHOR'S EMAIL : doow@access.ee.ntu.edu.tw
9 // PURPOSE : A real-time discrete cosine transform(DCT) implementation
10 // -----
// REVISION HISTORY
13
 // DATE VERSION AUTHOR COMMENTS
14
       2007/05/30 1.0 Chin-Yu Chen First creation
16
// PARAMETERS
18
19
20
       DATA WIDTH [8,16] Width of data
24 // REUSE ISSUES
25 //
26 // RESET STRATEGY : asynchronous reset
27 // CLOCK DOMAINS : posedge trigger clock
```



Identifiers Naming Rule

- Begin with an alpha character (a-z, A-Z) or an underscore (_) and can contain alphanumeric, dollar signs (\$) and underscore.
 - Examples of illegal identifiers:
 - > 34net
 - > a*b_net
 - > n@238
- Up to 1023 characters long
- Case sensitive
 - ❖ e.g. sel and SEL are different identifiers



General Naming Conventions(1/3)

- Lowercase letters for all signals, variables, and port names.
 - reg is used in procedural block
- Uppercase letters for constants and user-defined types.
 - e.g. `define MEM_WIDTH 16
- Verilog is case sensitive
- Meaningful names
 - Use ram_addr for RAM address bus instead of ra




General Naming Conventions(2/3)

- Use clk for the clock signal
 - ❖ If more than one clock, use clk as the prefix for all clock signals (clk1, clk2, clk_interface)
- For active low signals, use *_n
 - ❖ If the reset signal is active low, use rst_n
 - ❖ Similarly, for active high signals, use *_p
- For input of a register, use *_w
- For output of a register, use *_r
- For input signals, use *_i
- For output signals, use *_o



Example





General Naming Conventions (3/3)

- Use [x:0] (instead of [0:x]) when describing multi-bit buses
 - A somewhat arbitrary suggested "standard"
- Use parameter to improve readability

```
module car (out, in1, in2);
parameter S0_STOP = 2'd0, S1_RUN = 2'd1;
case (state) S0_STOP:
```

- Don't use HDL reserved words
 - e.g. xor, nand, module



Use comments

- Use comments appropriately to explain
 - Brief, concise, explanatory
 - Avoid "comment clutter" obvious functionality does not need to be commented
- Single-line comments begin with //
- Multiple-line comments start with /* and end with */
- Use indentation to improve the readability of continued code lines and nested loops



Module Instantiation

Always use explicit mapping for ports, use named mapping rather than positional mapping

```
DW ram r w s dff
 #((`ram_data_width+`ram_be data width),
    (`fifo depth),1)
    U int txf ram (
                  (refclk),
      .clk
      .rst n
                  (txfifo_ram_reset_n),
                  (1'b0),
      .cs n
      .wr n (txfifo wr en n),
      .rd_addr (txfifo_rd_addr),
      .wr addr (txfifo wr addr),
      .data in (txfifo wr data),
      .data out
                   (txf ram data out)
    );
```



```
module_a (
    clk,
    s1_i,
    s1_o,
    s2_i,
    s2_o
);
```





Use loops and arrays

- Using loop to increase readability
 - Loop is usually used as memory initialization for example:




Outline

- Principles of RTL Coding Styles
 - Readability
 - Finite state machine (FSM)
 - Coding for synthesis
 - Partitioning for synthesis
- Debugging Tool: nLint



Finite State Machines

- FSM have widespread application in digital systems.
 - Most frequently used in controller
- Mealy Machine: The next state and the outputs depend on the present state and the inputs.
- Moore Machine: The next state depends on the present state and the inputs, but the output depends on only the present state.





Modeling FSM in Verilog

- Sequential Circuits
 - Memory elements of States (S)
- Combinational Circuits
 - Next-state Logic (NL)
 - Output Logic (OL)
- Three coding styles
 - (1) Separate S, OL and NL
 - (2) Combines NL+ OL, separate S
 - ♦ (3) Combine S + NL, separate OL
 Not recommended!!

 Mix the comb. and seq. circuits



Style (1) Separate S, NL, OL

 S always @ (posedge clk) current_state <= next_state;

• NL

always @ (current_state or In)

case (current_state)

S0: case (In)

In0: next_state = S1;

In1: next_state = S0;

...

endcase //In

S1: ...

S2: ...

endcase //current state

OL



Style (2) Combine NL+OL; Separate S

S

```
always @ (posedge clk)
    current_state <= next_state;</pre>
```

NL+OL

```
always @ (current state or In)
  case (current state)
    S0: beging
         case (In)
           In0: begin
                    next state<= S1;
                    Z =values; // Mealy
                 end
           In1: . . .
         endcase // In
         Z =values; // Moore
        end //S0
 endcase // current state
```



Outline

- Principles of RTL Coding Styles
 - Readability
 - Finite state machine (FSM)
 - Coding for synthesis
 - Partitioning for synthesis
- Debugging Tool: nLint



Reset Signal

Use the reset signal to initialize registered signals

```
// process with asynchronous reset
always @(posedge clk or posedge rst a)
  begin: ex5-20 proc
     if (rst a == 1^b1)
       begin
          \cdot \cdot \cdot \cdot dct r \le 1'b0;
       end
    else begin
               dct r \le dct w;
    end
  end // ex5-20 proc
```



Avoid Latches (1/2)

- Avoid using any latches in your design
- Use a design checking tool (nLint) to check for latches in your design
- Poor Coding Styles
 - Latch inferred because of missing else condition

```
always @ (a or b)
begin
if (a == 1'b1)
q <= b;
end
```

Latches inferred because of missing assignments and missing condition

```
always @(d)
begin
case (d)
2'b00: z <= 1'bl;
2'b01: z <= 1'b0;
2'b10: z <= 1'b1; s <= 1'b1;
endcase
end
```



Avoid Latches (2/2)

- Avoid inferred latches
 - Fully assign outputs for all input conditions

Poor coding style:

```
always @(g or a or b)
begin
if (g == 1'b1)
q <= 0;
else if (a == 1'b1)
q <= b;
end
```


Recommended coding style:

```
always @(g1 or g2 or a or b)
begin
q <= 1'b0 ;
if (gl == 1'b1)
q <= a;
else if (g2 == 1'b1)
q <= b;
end
```




Avoid Combinational Feedback

Bad: Combinational processes are looped



Good: Combinational processes are not looped





Sensitivity List (1/3)

- For combinational blocks, the sensitivity list must include every signal that is read by the process.
 - Signals that appear on the right side of an assign statement
 - Signals that appear in a conditional expression


```
always @(a or inc_dec)
begin : COMBINATIONAL_PROC
  if (inc_dec == 0)
    sum = a + 1;
  else
    sum = a - 1;
end // COMBINATIONAL_PROC
```

❖ For simplicity, Verilog 2001 supports always @ (*)



Sensitivity List (2/3)

- Include a complete sensitivity list in each of always blocks
 - If not, the behavior of the pre-synthesis design may differ from that of the post-synthesis netlist.





Sensitivity List (3/3)

- For sequential blocks
 - The sensitive list must include the clock signal.
 - If an asynchronous reset signal is used, include reset in the sensitivity list.

```
always @(posedge clk)
begin : SEQUENTIAL_PROC
  q <= d;
end // SEQUENTIAL_PROC
```


- Use only necessary signals in the sensitivity lists
 - Unnecessary signals in the sensitivity list slow down simulation



Combinational vs. Sequential Blocks


Combinational logic

- Use blocking (=) assignments
- Execute in sequential order




Sequential logic

- Use nonblocking (<=) assignments</p>
- Execute concurrently
- Do not make assignments to the same variable from more than one always block. Multiple Assignment




always@(posedge clk) begin m1_r <= m1_w; m2_r <= m2_w; end





case Statement

- Fully specified verilog case statements result in a single-level multiplexer
 - Partially specified Verilog case statements result in latches




```
case (sel)
  2'b00: outc = a;
  2'b01: outc = b;
  2'b10: outc = c;
  default: outc = d;
endcase;
```



if-then-else Statement

An *if-then-else* statement infers a priority-encoded, cascaded combination of multiplexers.





case vs. if-then-else Statements

- case statements are preferred if the priority-encoding structure is not required
 - The multiplexer is faster.
- if-then-else statement can be useful if you have a latearriving signal
 - Connect the signal to a in last slide
- A conditional assignment may also be used to infer a multiplexer.

$$assign z = (sel_a) ? a : b;$$



Outline

- Principles of RTL Coding Styles
 - Readability
 - Finite state machine (FSM)
 - Coding for synthesis
 - Partitioning for synthesis
- Debugging Tool: nLint



Register All Outputs

- For each subblock of a hierarchical macro design, register all output signals from the subblock.
 - Makes output drive strengths and input delays predictable





Figure Good example: All output signals are registered



Related Combinational Logic in a Single Module

Keep related combinational logic together in the same module






Outline

- Principles of RTL Coding Styles
 - Readability
 - Finite state machine (FSM)
 - Coding for synthesis
 - Partitioning for synthesis
- Debugging Tool: nLint




GUI

nLint -gui &






Import Design






Edit File






Lint -> Run






Fix Warning 1






Search Rule

Right click -> Search Rule





No Error & Warning





Check for Synthesizable (1/2)

- SpringSoft nLint
 - Check for correct mapping of your design
 - Not so power in detecting latches

- Synopsys Design Compiler
 - Synthesis Tool
 - The embedded Presto Compiler can list your flip-flops and latches in details
 - > dv -no_gui
 - > read_verilog_yourdesign.v

ACCESS IC LAB



Check for Synthesizable (2/2)

```
Inferred memory devices in process
        in routine cache line 281 in file
                 '/home/m97/gieks/cache/cache.v'.
     Register Name
                           Type
                                     Width
                        Flip-flop
      block6_rea
                                      155
                        Flip-flop I
      block7_reg
                                      155
      block0_reg
                        Flip-flop I
                                      155
                        Flip-flop I
       state_reg
      block1_reg
                        Flip-flop I
                                      155
   mem_fetching_reg
                        Flip-flop I
      block3_reg
                        Flip-flop I
                                      155
      block5_reg
                        Flip-flop |
                                      155
      block2_reg
                        Flip-flop
                                      155
                                      155
      block4 rea
                         Flip-flop
Presto compilation completed saccessfully.
Current design is now '/home/m97/gieks/cache/cache.db:cache'
Loaded 1 design.
                                                    Checking latches
Current design is 'cache'.
cache
                                                    using Design Compiler
design_vision>
```