

T FF

Library IEEE;

USE IEEE.Std\_logic\_1164.all;

entity tff is

port (clk, t: in bit; Q,Qb: inout bit);

end entity;

architecture rtl of tff is begin

tff\_proc : process(clk) begin

if rising\_edge(clk) then

if t = '1' then

Q <= not Q;

end if;

end if;

end process;

Qb <= not Q;

end;

D FF

Library IEEE;

USE IEEE.Std\_logic\_1164.all;

entity tff is

port (clk, t: in bit; Q,Qb: inout bit);

end entity;

architecture rtl of tff is begin

tff\_proc : process(clk) begin

if rising\_edge(clk) then

if t = '1' then

Q <= not Q;

end if;

end if;

end process;

Qb <= not Q;

end;

JK FF

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

use IEEE.STD\_LOGIC\_ARITH.ALL;

entity JK\_FF\_VHDL is

port( J,K: in std\_logic;

Clock: in std\_logic;

Q,Qb: out std\_logic);

end JK\_FF\_VHDL;

architecture Behavioral of JK\_FF\_VHDL is

signal temp: std\_logic;

begin

process (Clock)

begin

if rising\_edge(Clock) then

If (J='0' and K='0') then

temp <= temp;

elsif (J='0' and K='1') then

temp <= '0';

elsif (J='1' and K='0') then

temp <= '1';

elsif (J='1' and K='1') then

temp <= not (temp);

end if;

end if;

end process;

Q <= temp;

Qb <= not temp;

end Behavioral;

SR FF

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

use IEEE.STD\_LOGIC\_ARITH.ALL;

entity SR\_FF\_VHDL is

port( S,R: in std\_logic;

Clock: in std\_logic;

Q,Qb: out std\_logic);

end SR\_FF\_VHDL;

architecture Behavioral of SR\_FF\_VHDL is

signal temp: std\_logic;

begin

process (Clock)

begin

if rising\_edge(Clock) then

If (S='0' and R='0') then

temp <= temp;

elsif (S='0' and R='1') then

temp <= '0';

elsif (S='1' and R='0') then

temp <= '1';

end if;

end if;

end process;

Q <= temp;

Qb <= not temp;

end Behavioral;

2-Bit Counter

library IEEE;

use IEEE.STD\_LOGIC\_1164.all;

use IEEE.STD\_LOGIC\_ARITH.all;

use IEEE.STD\_LOGIC\_UNSIGNED.all;

entity counter\_2bit is

port(

clk : in STD\_LOGIC;

reset : in STD\_LOGIC;

dout : out STD\_LOGIC\_VECTOR(1 downto 0)

);

end counter\_2bit;

architecture counter\_2bit\_arc of counter\_2bit is

begin

counting : process (clk,reset) is

variable m : std\_logic\_vector (1 downto 0) := "00";

begin

if (reset='1') then

m := "00";

elsif (rising\_edge (clk)) then

m := m + 1;

end if;

dout <= m;

end process counting;

end counter\_2bit\_arc;

A screen shot of a computer

Description automatically generated



library ieee;

use ieee.std\_logic\_1164.all;

entity half\_adder is

port (a, b: in std\_logic;

sum, carry: out std\_logic);

end half\_adder;

architecture dataflow of half\_adder is

begin

sum <= a xor b;

carry <= a and b;

end dataflow;

--------------------------------------

library ieee;

use ieee.std\_logic\_1164.all;

entity half\_adder is

port (a, b: in std\_logic;

sum, carry: out std\_logic);

end half\_adder;

architecture behavior of half\_adder is

begin

ha: process (a, b)

begin

if a = ‘1’ then

sum <= not b;

carry <= b;

else

sum <= b;

carry <= ‘0’;

end if;

end process ha;

end behavior;

------------------------------------------

library ieee;

use ieee.std\_logic\_1164.all;

entity half\_adder is -- Entity declaration for half adder

port (a, b: in std\_logic;

sum, carry: out std\_logic);

end half\_adder;

architecture structure of half\_adder is -- Architecture body for half adder

component xor\_gate is -- xor component declaration

port (i1, i2: in std\_logic;

o1: out std\_logic);

end component;

component and\_gate is -- and component declaration

port (i1, i2: in std\_logic;

o1: out std\_logic);

end component;

begin

u1: xor\_gate port map (i1 => a, i2 => b, o1 => sum);

u2: and\_gate port map (i1 => a, i2 => b, o1 => carry);

end structure;

-- We can also use Positional Association

-- => u1: xor\_gate port map (a, b, sum);

-- => u2: and\_gate port map (a, b, carry\_out);