





## **History and Motivation**


- Introduced by HT Kung and Leiserson, 1978
- Designs for matrix computations
- I llustrated by snapshots of operation
- Motivations
  - Improve performance of special-purpose systems (e.g. maximize processing per memory access)
  - Reduce design and implementation costs



VSP Lecture5 - Systolic Array (cwliu@twins.ee.nctu.edu.tw)









## Why Systolic Array

- A new class of pipelined array architectures
- Benefits
  - Simple and regular design (cost-effective)
  - Concurrency and communication
  - Modular and expandable
- Drawbacks
  - Not all algorithms can be implemented using a systolic architecture
  - Cost in hardware and area
  - Cost in latency



VSP Lecture5 - Systolic Array (cwliu@twins.ee.nctu.edu.tw)

5\_Q



# Systolic Fundamentals

- Systolic architecture are designed by using linear mapping techniques on regular dependence graph (DG)
- Regular Dependence Graph: the presence of an edge in a certain direction at any node in the DG represents presence of an edge in the same direction at all nodes in the DG
- DG corresponds to space representation → no time instance is assigned to any computation
- Systolic architectures have a space-time representation where each node is mapped to a certain processing element (PE) and is scheduled at a particular time instance.
- Systolic design methodology maps an N-dimensional DG to a lower dimensional systolic architecture




VSP Lecture5 - Systolic Array (cwliu@twins.ee.nctu.edu.tw)



# Regular Dependence Graph

· Space representation for FIR filter





VSP Lecture5 - Systolic Array (cwliu@twins.ee.nctu.edu.tw)

5-11



#### **Definitions**

- Projection vector  $\mathbf{d} = \begin{pmatrix} d_1 \\ d_2 \end{pmatrix}$  (also called iteration vector)
  - Two nodes that are displaced by  ${\bf d}$  or multiples of  ${\bf d}$  are executed by the same processor
- Scheduling vector  $\mathbf{s}^T = (s_1, s_2)$ 
  - Any node with index I would be executed at time  $s^TI$
- Processor space vector  $\mathbf{p}^T = (p_1, p_2)$ 
  - Any node with index  $\mathbf{I}^{\mathsf{T}} = (\mathbf{i}, \mathbf{j})$  would be executed by processor  $\mathbf{p}^T \mathbf{I} = (p_1, p_2) \begin{bmatrix} i \\ i \end{bmatrix}$



VSP Lecture5 - Systolic Array (cwliu@twins.ee.nctu.edu.tw)



#### Systolic Design Methodology

- Many systolic architectures can be designed for a given algorithm by selecting different projection, processor space, and scheduling vectors.
- Feasibility constraints
  - If point  $\mathbf{I}_A$  and point  $\mathbf{I}_B$  differ by  $\mathbf{d}$ ,  $\mathbf{d}$ =  $\mathbf{I}_A$   $\mathbf{I}_B$ , i.e. they are lying on the same direction along projection vector, they must be executed by the same processor. That is,  $\mathbf{p}^\mathsf{T}\mathbf{I}_A$ = $\mathbf{p}^\mathsf{T}\mathbf{I}_B$  or  $\mathbf{p}^\mathsf{T}\mathbf{d}$ =0
  - If point  $I_A$  and point  $I_B$  are mapped to the same processor, i.e.  $I_A$   $I_B$ =d, they cannot be executed at the same time. That is,  $s^TI_A$   $s^TI_B$  or  $s^Td$  0
  - If an edge e exists in DG, then an edge  $\mathbf{p}^T\mathbf{e}$  is introduced in the systolic array with  $\mathbf{s}^T\mathbf{e}$  delay



VSP Lecture5 - Systolic Array (cwliu@twins.ee.nctu.edu.tw)

5-13




## Array Architecture Design

- Step 1: mapping algorithm to DG
  - Based on the space-time indices in the recursive algorithm
  - Shift-Invariance (Homogeneity) of DG
  - Localization of DG: broadcast vs. transmitted data
- Step 2: mapping DG to SFG
  - Processor assignment: a projection method may be applied (projection vector d)
  - Scheduling: a permissible linear schedule may be applied (schedule vector s)
    - Preserve the inter-dependence
    - Nodes on an equitemporal hyperplane should not be projected to the same PE
- Step 3: mapping an SFG onto an array processor



VSP Lecture5 - Systolic Array (cwliu@twins.ee.nctu.edu.tw)





## **Space-Time Representation**

- The space representation or DG can be transformed to a space-time representation by interpreting one of the spatial dimensions as temporal dimension
- 2D DG:

$$\begin{bmatrix} i' \\ j' \\ t' \end{bmatrix} = T \begin{pmatrix} i \\ j \\ t \end{pmatrix} = \begin{bmatrix} 0 & 0 & 1 \\ & \mathbf{p}^T & 0 \\ & \mathbf{s}^T & 0 \end{bmatrix} \begin{bmatrix} i \\ j \\ t \end{bmatrix}$$

Scheduling time instance


$$i'=t, \quad j'=\mathbf{p}^T I, \quad t'=\mathbf{s}^T I$$


Processor axis

(2D-DG is mapped to a 1D systolic array)




VSP Lecture5 - Systolic Array (cwliu@twins.ee.nctu.edu.tw)







#### Selection of Scheduling Vector



$$\begin{split} S_{\chi} &= \mathbf{S}^{\mathsf{T}} I_{\chi} = (s_1 \ s_2) \ (i_{\chi \iota} j_{\chi})^{\mathsf{T}} \\ S_{\gamma} &= \mathbf{S}^{\mathsf{T}} I_{\gamma} = (s_1 \ s_2) \ (i_{\gamma \iota} j_{\gamma})^{\mathsf{T}} \end{split}$$

Affine scheduling (A transformation followed by a translation)

$$\begin{split} S_{x} &= s^{\mathsf{T}} I_{x}^{\mathsf{+}} \quad {}_{x} = (s_{1} \ s_{2}) \ (i_{x}, j_{x})^{\mathsf{T}} \ + \quad {}_{x} \\ S_{Y} &= s^{\mathsf{T}} I_{Y}^{\mathsf{+}} \quad {}_{Y} = (s_{1} \ s_{2}) \ (i_{Y}, j_{Y})^{\mathsf{T}} + \quad {}_{Y} \end{split}$$

- For a dependence relation X  $\rightarrow$  Y, where I  $_X^T = (i_x, j_x)^T$  and I  $_y^T = (i_y, j_y)^T$ . Then we have  $S_Y = S_X + T_X$ , where  $S_X$  and  $S_Y$  are scheduling times for node X and Y, respectively, and  $T_X$  is the computation time for node X.
- Each edge of a DG leads to an inequality for selection of scheduling vectors

VSP Lecture5 - Systolic Array (cwliu@twins.ee.nctu.edu.tw)

5-19




#### Regular I teration Algorithm (RIA)

- Standard input RIA form
  - If the index of the inputs are the same for all equations
- Standard output RIA form
  - If all the output indices are the same
- For FIR filtering, we have O/I relationship

$$w(i+1,j) = w(i,j)$$

$$x(i,j+1) = x(i,j)$$

$$y(i+1,j-1) = y(i,j) + w(i+1,j-1)x(i+1,j-1)$$



· We can express it in standard output RIA form as

$$w(i,j) = w(i-1,j)$$
  
 $x(i,j) = x(i,j-1)$   
 $y(i,j) = y(i-1,j+1) + w(i,j)x(i,j)$ 

 It is obvious that the FIR filtering problem cannot be expressed in standard input RIA form

VSP Lecture5 - Systolic Array (cwliu@twins.ee.nctu.edu.tw)



#### Selection of s<sup>T</sup>

- Capture all the fundamentals edge in the reduced dependence graph (RDG), which is constructed by the regular iteration algorithm (RLA)
- Construct the scheduling inequalities according  $S_Y$   $S_x+T_x$ , if there is an edge  $X \to Y$   $s^T I_y + \gamma_y \ge s^T I_x + \gamma_x + T_x$



VSP Lecture5 - Systolic Array (cwliu@twins.ee.nctu.edu.tw)

