

# 2023 FPGA Final Exercise

## Topic : Polish notation

### I. Introduction

Polish Notation in the data structure is a method of expressing mathematical, logical, and algebraic equations universally. This notation is used by the compiler to evaluate mathematical equations based on their order of operations. When parsing mathematical expressions, three types of notations are commonly used : Infix Notation, Prefix Notation, and Postfix Notation. Here is some example in the table.

Infix Expression	Prefix Expression (normal Polish notation)	Postfix Expression (reverse Polish notation)
$(A + B) * C$	$* + ABC$	$AB + C *$
$A * B + C * D$	$+ * AB * CD$	$AB * CD * +$
$A - (B + C) - D$	$- - A + BCD$	$ABC + - D -$

As you can see in the table, we do not need to use Parentheses in prefix and postfix expression. Take  $(A + B) * C$  for example. In prefix expression, the addition will do before multiplication because its operand priority is higher.

### II. Lab Introduction

In this LAB, you will need to complete calculations using Polish notation. The calculation method will differ depending on the mode, and the output signals will also need to be adjusted accordingly. There will be more details provided below.

When the “**in\_valid**” signal is high, TESTBED will send the 3-bit signal “**in**” and 1-bit signal “**operator**”. The 1-bit “**operator**” signal will decide whether the “in” signal is an operand or operator.


In(unsigned)	I	3	Operator signal is 1'b0 : 3'b000~3'b111 : represent the unsigned Number between 0~7 Operator signal is 1'b1 : 3'b000 : + $\Rightarrow a + b$ 3'b001 : - $\Rightarrow a - b$ 3'b010 : * $\Rightarrow a * b$ 3'b011 : \$ $\Rightarrow  a + b $
--------------	---	---	---

The two-bit “mode” signal will be **given in the first cycle while “in\_valid” is high**, then turn back to unknown. And the following description will tell you what should do in the different modes.

## case 1

If the “**mode**” signal is 2’d0, **prefix notation** will be chosen. Every three continuous “**in**” signals will be considered as a group of prefix expression. After completing the calculation for each group, you need to sort the answers in **descending order**.

For example, suppose “**in\_valid**” is high for 6 cycles, the “**mode**” signal is 2’d0, the “**in**” signal is 3’d3, 3’d5, 3’d5, 3’d1, 3’d4, 3’d2, and the “**operator**” signal is 1’b1, 1’b0, 1’b0, 1’b1, 1’b0, 1’b0 for the continuous six cycles. In this case, it means that there are two prefix expressions: expression\_1 is “\$55”, and expression\_2 is “-42”. After calculation, you will get ans\_1 : ”10”, and ans\_2 : ”2”. Before pulling the “**out\_valid**” signal high, you should sort the answer in descending order. The “**out**” signal will be 32’d10, and 32’d2 in continuous 2 cycles, and the “**out\_valid**” signal should raise 2 cycles.



## case 2

If the “**mode**” signal is 2’d1, **postfix notation** will be chosen. The calculation method is the same as case1. The only different is that you need to **sort the answer in ascending order**.


## case 3

If the “**mode**” signal is 2’d2, **prefix notation** will be chosen. The calculation method is the same as case4.

## case 4

If the “**mode**” signal is 2’d3, **postfix notation** will be chosen. After the calculation, you will only get one answer.

For example, if the “**in\_valid**” signal is high for 5 continuous cycles, the “**mode**” signal is 2’d3 at the first cycle. The “**in**” signal is 3’d2, 3’d7, 3’d2, 3’d3, 3’d1 and the “**operator**” signal is 1’b0, 1’b0, 1’b1, 1’b0, 1’b1 in each cycle. In this case, the input signal represents a postfix expression “27\*3-”. After calculation, the answer will be “11”. The “**out**” signal will be 32’d11 for one cycle, and the “**out\_valid**” signal will also be high for one cycle.



### III. I/O Description

Signal Name	I/O	Width	Simple Description
clk	I	1	Posedge triggered Clock
Rst_n	I	1	Asynchronous active—low reset
mode	I	2	0 : prefix and sorting in <b>descending order</b> . 1 : postfix and sorting in <b>ascending order</b> 2 : normal Polish notation(NPN) 3 : reverse polish notation(RPN)
Operator	I	1	1'b0 : <b>in</b> is an operand 1'b1 : <b>in</b> is an operator
In(unsigned)	I	3	Operator signal is 1'b0 : 3'b000~3'b111 : represent the unsigned Number between 0~7 Operator signal is 1'b1 : 3'b000 : + => a + b 3'b001 : - => a - b 3'b010 : * => a * b 3'b011 : \$ =>   a + b
in_valid	I	1	High when in is valid.
Out_valid	O	1	High when <b>out</b> is valid.
Out(signed)	O	32	The answer of output after calculation

### IV. Specifications

1. All **output signals should be reset** after the “**rst\_n**” signal is asserted.
2. The “**out\_valid**” signal should not be high when “**in\_valid**” signal is high.
3. The “**out**” signal should be 0 when your “**out\_valid**” signal is pulled down.
4. Each of the pattern execution latency is limited in 1000 cycles.
5. When the "**mode**" signal is "0,1", the duration of the "**out\_valid**" signal should be one-third of the duration of the "**in\_valid**" signal. Otherwise, the "**out\_valid**" signal can only be high for one cycle.
6. While the "**out\_valid**" signal is high, TESBED will check if your "**out**" signal matches the expected value. If it matches, nothing will happen until you pass the pattern. If it does not match, an error message will tell you the expected output value, and at the end of the message, it will tell you the total number of errors.  
**Your grade will depend on this.**
7. Please upload the file to ilearning 3.0 with the following format : "PN studentID.v".  
If the file is not submitted in this format, **the score will be discounted by 30%.**

## V. Grading Policy

✚ Violate the Specifications 1~5.....	0%
✚ If the total amount of error is less than 498.....	30%
✚ If the total amount of error less than 200 .....	40%
✚ If the total amount of error less than 50.....	50%
✚ If you pass the first state task.....	70%
✚ Without any error.....	100%


If you write a document explaining how you constructed this lab or what algorithm you chose, you will receive an additional bonus point. For example, you may have chosen bubble sort as your sorting algorithm because it is more hardware-friendly, or designed a 4-state FSM for a specific reason. The document can only be one page of A4 in PDF format, and please upload it to ilearning 3.0 with the following format: "Final\_studentID.pdf".

## VI. TA's Remind♥♥♥

1. The “in” signal in is given **unsigned**, but the “out” signal is a **signed number** because the answer may be negative.
2. The next round of the game will come in **2~4 negative edge of clk**.
3. If the “mode” signal is 0 or 1, the “in\_valid” signal will randomly be pulled up for a continuous period of 6, 9, or 12 cycles.
4. If the “mode” signal is 2 or 3, the “in\_valid” signal will randomly be pulled up for a continuous period of 5, 7, or 9 cycles.
5. **Do not revise the don't touch TESTBED code**, or you may fail this lab.

## VII. Wave Demonstration

### Input wave



### Output wave

