FPGA based Embedded Processing Architecture for the QRD-RLS Algorithm

Deepak Boppana, Kully Dhanoa, Jesse Kempa Altera Corporation, San Jose CA

Email: dboppana@altera.com, kdhanoa@altera.com, jkempa@altera.com

Abstract

A novel implementation of the QR decomposition based recursive least squares (RLS) algorithm on Altera Stratix FPGAs is presented. CORDIC (Coordinate Rotation by Digital Computer) operators are efficiently time-shared to perform the QR decomposition while consuming minimal resources. Back substitution is then performed on the embedded soft Nios processor by utilizing custom instructions to yield the final weight vectors. Analytical resource estimates along with actual implementation results illustrating the weight calculation delays are also presented.

1. Introduction

Adaptive weight calculation using the QRD-RLS algorithm is a well established technique for signal processing applications such as equalization, digital predistortion and beamforming [1]. These applications generally involve solving for an over specified set of equations, as shown below where m > N, using the least squares approach.


$$\begin{array}{l} x_{1}(1)c_{0} + x_{2}(1)c_{1} + \dots & x_{N}(1)c_{N} = y(1) + e(1) \\ x_{1}(2)c_{0} + x_{2}(2)c_{1} + \dots & x_{N}(2)c_{N} = y(2) + e(2) \\ & \vdots \\ x_{1}(m)c_{0} + x_{2}(m)c_{1} + \dots & x_{N}(m)c_{N} = y(m) + e(m) \end{array}$$

The least squares approach attempts to find the set of coefficients c_n that minimizes the sum of squares of the errors, i.e. $\{\min \sum_{m} e(m)^2 \}$. Representing the above set of equations in the matrix form, we have

$$X\mathbf{c} = \mathbf{y} + \mathbf{e} \tag{1}$$

Direct computation of the coefficient vector \mathbf{c} involves matrix inversion, which is generally undesirable for hardware implementation. QR decomposition based least squares algorithm avoids matrix inversions and is robust for hardware implementation. As shown in Figure 1, the algorithm transforms the matrix X into an upper triangular matrix R and the vector \mathbf{y} into another vector \mathbf{u} such that $R\mathbf{c} = \mathbf{u}$.

Figure 1. QR decomposition based least squares



The coefficients c_n are then computed using a procedure called back substitution that involves solving the equations shown below.

$$c_{N} = \frac{u_{N}}{R_{NN}}$$

$$c_{i} = \frac{1}{R_{ii}} \left(u_{i} - \sum_{j=i+1}^{N} R_{ij} c_{j} \right)$$
 for $i = N - 1, \dots 1$ (3)

The following sections describe the efficient implementation of the algorithm on Altera's Stratix FPGA, while consuming minimal resources and utilizing the concept of embedded soft core processing with custom instructions.

2. CORDIC based QR Decomposition

The QR decomposition of the input matrix X is performed using the systolic array architecture implemented with CORDIC blocks [2]. Altera's CORDIC IP blocks have a deeply pipelined parallel architecture enabling speeds over 250MHz on Stratix FPGAs in both vectoring and rotating modes. Direct mapping of the CORDIC blocks onto the systolic array yields enormous throughput that is generally not required. As shown in Figure 2, the resources required to implement the array can be reduced by trading throughput for resource consumption via mixed and discrete mapping schemes [3].

Figure 2. Systolic array mapping for QR Decomposition $x_1(2) \quad x_2(2) \quad x_3(2) \quad x_4(2) \quad x_N(2) \quad v(2) \\ x_1(1) \quad x_2(1) \quad x_3(1) \quad x_4(1) \quad x_N(1) \quad v(1)$ $R_{11} \quad R_{12} \quad R_{13} \quad R_{14} \quad R_{1N} \quad u_1$ $R_{22} \quad R_{24} \quad R_{2N} \quad u_2$ Vectoring $R_{34} \quad R_{3N} \quad u_3$ Rotating $R_{34} \quad R_{3N} \quad u_4$ Linear mapping



Table 1. Resource estimates for different mapping scemes

Implementation				Throughput	
Technique	usage				LE/upda
	No. of	No of	update	updates/s	te
	Blocks	LEs	delay		
			(us)		
Direct Mapping	54	70200	5.1	196078	0.358
Mixed Mapping	4	5200	250.85	3986	1.305
Discrete Mapping	2	2600	198.11	5047	0.515

Table 1 gives an overview of the resource estimates for the three different mapping schemes for an example scenario of m=64 and N=9 with 16-bit inputs to the CORDIC. It is observed that the discrete mapping scheme best exploits the pipelining ability of Altera's CORDIC block and offers the optimum tradeoff between resource consumption and throughput.


3. Back Substitution on Nios Soft Processor

The back substitution procedure, as seen from equations 2-3, primarily involves multiplication and division operations. The Nios embedded processor, with its custom multiply and divide instructions, is an ideal fit to implement this function.

The Nios processor is based on the revolutionary concept of embedding soft-core RISC processors within FPGAs and can operate at over 100 MHz on the Stratix FPGAs. This gives designers the flexibility and portability of highlevel software design, while maintaining the performance benefits of parallel hardware operations in FPGAs.

Figure 3 outlines the procedure involved in computing the coefficients via back substitution. The CORDIC block performs the QR decomposition and stores the R and u

Figure 3. Nios processor for back substitution




values (both real and imaginary) in memory accessible to the Nios processor which then calculates the coefficient values using custom instructions and stores the results back into memory.

Figure 4 illustrates the number of clock cycles required for the Nios processor operating at 100MHz to calculate different number of complex coefficients via back substitution. The plot also shows the corresponding time taken by the Nios processor when the inner multiply-accumulate loop of equation 3 is accelerated in hardware and accessed as a custom peripheral by the processor.

Figure 4. Latency results for back substitution

Back Substitution Algorithm



It can be observed that for the previously considered example of N=9, the Nios processor takes approximately 12000 clock cycles or 120µs (software only approach) which is acceptable for many applications. For faster updates, the Nios processor with hardware acceleration approach can be used which requires only 300 clock cycles or 3µs, but at the expense of additional hardware resources. Moreover, the Nios processor can be used to implement other data and control functions on the FPGA during the time it is waiting for the outputs from the CORDIC block.

4. References

- [1] Simon Haykin, *Adaptive Filter Theory*, Prentice Hall, Fourth Edition
- [2] Gentleman, W.M. and Kung, H.T., "Matrix triangularization by systolic arrays" *Real-Time Signal Processing IV*, Proc. SPIE 298, 19-26.
- [3] G.Lightbody, R.L.Walke, R.Woods, J.McCanny, "Novel mapping of a linear QR architecture", *Proc. ICASSP*, vol IV, pp.1933-6, 1999

