



2021 Spring VLSI DSP Homework Assignment #3

Due date: 2021/6/14

Q1. Unfold the DFG shown below using unfolding factors 2 and 3



Q2. For the DFG shown below, assume the computing times of multiplier and adder are 3 u.t and 1 u.t., respectively. Unfold the design by a factor of 2 and apply retiming to achieve a critical path delay of 6 u.t..



Q3. For the two implementations of an 8-tap FIR filter below, assume the propagation delay of a multiplier is twice that of an adder, i.e. $T_m = 2T_a$. Also assume the capacitance of a multiplier is 10 times that of an adder, i.e. $C_m = 10 C_a$. Design (a) is the original design version operating with $V_{dd} = 4V$, $V_{th} = 0.5V$, and clock cycle $T_s = T_m + 7T_a$ (the critical path delay). Design (b) is the low power version design operating at the same speed but with a lower V_{dd} . Note that the value of V_{dd} should not be lower than 1.2V for an acceptable noise margin.

- Please calculate the V_{dd} scaling factor β
- Please calculate the % of power saving compared with the original design

