


main.c Code Start



NARLabs

NARLabs FW Design Flow S2MM destination in DDR @0x3000 0000 Start VDMA S2MM and MM2S channel MM2S source in DDR @0x1000 0000 CPU: retrieves the image from DDR. Split into R/G/B-channels (3) Padded image B channel @ Padding1[PADDSIZE] Padded image G channel @ Padding2[PADDSIZE] CPU: Downscale to 416x234 with Bilinear Algorithm and pad image to 416x416 Padded image R channel @ Padding3[PADDSIZE] (AXI DMA MM2S source address) DMA Transfer: Read the 416x416 frame for yolo_top to operate Waiting for IP done (5) Yolo B channel out @Padding1 RX[PADDSIZE] DMA Transfer: Write back to DDR Yolo G channel out @Padding2 RX[PADDSIZE]

Yolo R channel out @Padding3 RX[PADDSIZE]

NARLabs

(AXI DMA S2MM destination address)

main.c Code

osif_data_din V out

