

**NAR Labs**


Flow Navigator→  
RTL Analysis→  
Open Elaborated Design

Flow Navigator→  
RTL Analysis→  
Open Elaborated Design

Flow Navigator→  
RTL Analysis→  
Open Elaborated Design

Name	Direction	Board Part Pin	Board Part Interface	Neg Diff Pair	Package Pin	Fixed	Bank	IO Std	Vcco	Vtt
All ports (10)										
dp_switches_8bits_t2642 [0] IN						✓	44	LVCMOS33*	3.300	
dp_switches_8bits_in_1 [0] IN						✓	44	LVCMOS33*	3.300	
dp_switches_8bits_in_7 [7] IN			GPIO_DIP_SW7		AK13	✓	44	LVCMOS33*	3.300	
dp_switches_8bits_in_8 [8] IN			GPIO_DIP_SW8		AL13	✓	44	LVCMOS33*	3.300	
dp_switches_8bits_in_5 [5] IN			GPIO_DIP_SW5		AP12	✓	44	LVCMOS33*	3.300	
dp_switches_8bits_in_4 [4] IN			GPIO_DIP_SW4		AN12	✓	44	LVCMOS33*	3.300	
dp_switches_8bits_in_3 [3] IN			GPIO_DIP_SW3		AN13	✓	44	LVCMOS33*	3.300	
dp_switches_8bits_in_2 [2] IN			GPIO_DIP_SW2		AB14	✓	44	LVCMOS33*	3.300	
dp_switches_8bits_in_1 [1] IN			GPIO_DIP_SW1		AP14	✓	44	LVCMOS33*	3.300	

**NAR Labs**



**NAR Labs**

Cell	Slave Interface	Base Name	Offset Address	Range	High Address
- <b>zmq_ultra_ps_e_0</b>					
- Data [A0 address 389...5d00a0000007] [25M] : 260400000000 [AG] : 9d1000000000 [C4E]					
- ps_dma_0	S_AXI_LITE	Reg	0x00_0000_1000	4K	= 0x00_0000_1FFF
- ps_genic_0	S_AXI	Reg	0x00_0000_2000	4K	= 0x00_0000_1FFF
- ps_gpio_1	S_AXI	Reg	0x00_0000_2000	4K	= 0x00_0000_1FFF
- ps_dma_0					
- Data_MMIO5 [A4 address 0b0...19E]					
- zmq_ultra_ps_e_0	S_AXI_HPQ_FPD	HPQ_DCR_HIGH	0x0000_0000_0000_0000	32G	= 0x0000_000F_FFFF_FFFF
- zmq_ultra_ps_e_0	S_AXI_HPQ_FPD	HPQ_DCR_LOW	0x0000_0000_0000_0000	2G	= 0x0000_0000_7FFF_FFFF
- zmq_ultra_ps_e_0	S_AXI_HPQ_FPD	HPQ_PCIE_LOW	0x0000_0000_0000_0000	256M	= 0x0000_0000_3FFF_FFFF
- zmq_ultra_ps_e_0	S_AXI_HPQ_FPD	HPQ_GSPI	0x0000_0000_C000_0000	512M	= 0x0000_0000_3FFF_FFFF
- Excluded Address Segments (1)					
- zmq_ultra_ps_e_0	S_AXI_HPQ_FPD	HPQ_LP0_OCM	0x0000_0000_7FF0_0000	15M	= 0x0000_0000_7FFF_FFFF
- Data_S2MM [A4 address 0b0...19E]					
- zmq_ultra_ps_e_0	S_AXI_HPQ_FPD	HPQ_DCR_HIGH	0x0000_0000_0000_0000	32G	= 0x0000_000F_FFFF_FFFF
- zmq_ultra_ps_e_0	S_AXI_HPQ_FPD	HPQ_DCR_LOW	0x0000_0000_0000_0000	2G	= 0x0000_0000_7FFF_FFFF
- zmq_ultra_ps_e_0	S_AXI_HPQ_FPD	HPQ_PCIE_LOW	0x0000_0000_0000_0000	256M	= 0x0000_0000_3FFF_FFFF
- zmq_ultra_ps_e_0	S_AXI_HPQ_FPD	HPQ_GSPI	0x0000_0000_C000_0000	512M	= 0x0000_0000_3FFF_FFFF
- Excluded Address Segments (1)					
- zmq_ultra_ps_e_0	S_AXI_HPQ_FPD	HPQ_LP0_OCM	0x0000_0000_7FF0_0000	15M	= 0x0000_0000_7FFF_FFFF

**NAR Labs**