





Create Project

- New Project
 - Project name
 - Project location
 - Design file
 - Constrain file
 - Target platform



NARLabs



Flow Navigator

(I) Generate Bitstream

O Settings O IP Catalog IP integrator Simulation Generate Block Design RTL analysis Synthesis IMPLEMENTATION PROGRAMAND DEBUG

- Projector Manager
 - Design file
 - Constrain file
- - Block design
- - Run simulation
- - Syntax analysis
- - Syntax analysis
 - Synthesis
- Implementation
 - Placing and routing
- Program and debug
 - Download bitstream file
 - Integrated Logic Analyzer(ILA)

17