
FPGA I/O Pin Assign

NARLabs


Flow Navigator→
RTL Analysis→
Open Elaborated Design






NARLabs

Block Design- Address Editor



Block Design- Diagram





Zynq UltraScale+MSPoC



19

