



Video Data Flow



98

FW Design Flow



99

main.c Code Start

```

main.c  gpio.c  draw.c  pipeline_pro...  sleep.c
// Code start

//AXI DMA initial add+++++++
AXI_DMA_Init();
//-----

//AXI GPIO Test+++++++
gpio_test();
//-----
while(1){
    //usleep(85000); //simulation wait IP to ready
    #if 1
        //Keep the first frame
        memcpy(FstFrame, (uchar *)DRAW_BASE, TBSIZE);
        //Split R/G/B channel
        for(int iCnt = 0; iCnt < CHNLSIZE; iCnt++)
        {
            chn1[iCnt] = FstFrame[3*iCnt]; //???B
            chn2[iCnt] = FstFrame[3*iCnt + 1]; //???G
            chn3[iCnt] = FstFrame[3*iCnt + 2]; //???R
        }
    }
}
    
```

Annotations:

- Initial AXI DMA**: Points to `AXI_DMA_Init();`
- GPIO TEST**: Points to `gpio_test();`
- Copy (0x1000_0000 1920*1080 byte) to FstFrame(array)**: Points to `memcpy(FstFrame, (uchar *)DRAW_BASE, TBSIZE);`
- Split R/G/B channel**: Points to the `for` loop splitting channels.

100

main.c Code

```

main.c  gpio.c  draw.c  pipeline_pro...  sleep.c  axi_dma.c  system.h
//AXI DMA IP TEST()
//AXI DMA TxDone=0;
//AXI DMA RxDone=0;
//AXI DMA Transfer((UINTPTR)Padding1, PADDSIZE, KAXIDMA_DMA_TO_DEVICE);
//AXI DMA Transfer((UINTPTR)Padding1_RX, PADDSIZE, KAXIDMA_DEVICE_TO_DMA);
//AXI DMA Transfer((UINTPTR)Padding2, PADDSIZE, KAXIDMA_DMA_TO_DEVICE);
//AXI DMA Transfer((UINTPTR)Padding2_RX, PADDSIZE, KAXIDMA_DEVICE_TO_DMA);
//AXI DMA Transfer((UINTPTR)Padding3, PADDSIZE, KAXIDMA_DMA_TO_DEVICE);
//AXI DMA Transfer((UINTPTR)Padding3_RX, PADDSIZE, KAXIDMA_DEVICE_TO_DMA);
//for verify data
for(int i=0; i<PADDSIZE; i++)
{
    if(Padding1_RX[i]!=Padding1[i])
    {
        xil_printf("Padding1 error\n");
    }
}
while (!AXI_DMA_TxDone && !AXI_DMA_RxDone) {}
//AXI DMA TxDone=0;
//AXI DMA RxDone=0;
//AXI DMA Transfer((UINTPTR)Padding2, PADDSIZE, KAXIDMA_DMA_TO_DEVICE);
//AXI DMA Transfer((UINTPTR)Padding2_RX, PADDSIZE, KAXIDMA_DEVICE_TO_DMA);
//AXI DMA Transfer((UINTPTR)Padding3, PADDSIZE, KAXIDMA_DMA_TO_DEVICE);
//AXI DMA Transfer((UINTPTR)Padding3_RX, PADDSIZE, KAXIDMA_DEVICE_TO_DMA);
//for verify data
for(int i=0; i<PADDSIZE; i++)
{
    if(Padding2_RX[i]!=Padding2[i])
    {
        xil_printf("Padding2 error\n");
    }
}
while (!AXI_DMA_TxDone && !AXI_DMA_RxDone) {}
//AXI DMA TxDone=0;
//AXI DMA RxDone=0;
    
```

Annotations:

- Transfer data from DDR to IP**: Points to `AXI_DMA_Transfer((UINTPTR)Padding1, PADDSIZE, KAXIDMA_DMA_TO_DEVICE);`
- Transfer data from IP to DDR**: Points to `AXI_DMA_Transfer((UINTPTR)Padding1_RX, PADDSIZE, KAXIDMA_DEVICE_TO_DMA);`
- Wait AXI DMA transfer complete**: Points to `while (!AXI_DMA_TxDone && !AXI_DMA_RxDone) {}`
- Transfer data from DDR to IP**: Points to `AXI_DMA_Transfer((UINTPTR)Padding2, PADDSIZE, KAXIDMA_DMA_TO_DEVICE);`
- Transfer data from IP to DDR**: Points to `AXI_DMA_Transfer((UINTPTR)Padding2_RX, PADDSIZE, KAXIDMA_DEVICE_TO_DMA);`
- Wait AXI DMA transfer complete**: Points to `while (!AXI_DMA_TxDone && !AXI_DMA_RxDone) {}`

101