
CPEN 311 Lab 4


Zihao Pu 47060645

Task 1: Filling memory




Task 1 Simulation


At start:



At end:




Task 1 – Control FSM




The FSM is done, but the control logic does not work very well. The following tasks are done by 1 massive FSM.

Task 2a

Same as expected




Task 2b




Task 3

A test on message used for task 2a. The cracked code is exactly same as known one.




Task 3

Secret Key



Result



Simulation

Full FSM Simulation

Simulation: Construct of Memories

Since the M10K memory is not accessible from ModelSim, hand-written memories are implemented as system memories.

This code here shows the code of s_memory

```
module s_memory(address, clock, data, wren, q);
        input wire clock;
        input logic [7:0] address;
        input logic [7:0] data;
        input wire wren;
        output logic [7:0] q;
        reg [7:0] mem [256];
8.
        always_ff @( posedge clock ) begin : smem
             if(wren) mem[address] <= data;</pre>
9.
10.
             q <= mem[address];</pre>
11.
12.
        end
13. endmodule
```

Simulation: Construct of Memories

Since the M10K memory is not accessible from ModelSim, hand-written memories are implemented as system memories.

This code here shows the code of d_memory

```
module d_memory(address, clock, data, wren, q);
2.
    input wire clock;
    input logic [4:0] address;
    input logic [7:0] data;
    input wire wren;
    output logic [7:0] q;
    reg [7:0] mem [32];
8.
    always_ff @( posedge clock ) begin : dmem
9.
        if(wren) mem[address] <= data;</pre>
10.
        q <= mem[address];</pre>
11. end
12. endmodule
```

Simulation: Construct of Memories

Since the M10K memory is not accessible from ModelSim, hand-written memories are implemented as system memories.

This code here shows the code of ROM for message

The message is hardcoded from MIF file.


```
module message(address, clock, q);
                                                                             14 : q<=127;
                                                              22.
2.
                                                              23.
                                                                             15 : q<=157;
         input wire clock;
                                                                             16 : q<=239;
                                                              24.
         input logic [4:0] address;
                                                              25.
                                                                             17 : q<=13;
         output logic [7:0] q;
                                                              26.
                                                                             18 : q<=196;
                                                              27.
                                                                             19 : q<=187;
          //Message 1
                                                              28.
                                                                             20 : q<=249;
         always_ff @( posedge clock ) begin : message
                                                              29.
                                                                             21 : q<=119;
              case(address)
                                                                             22 : q<=153;
                                                              30.
               0 : q<=45;
                                                                             23 : q<=117;
                                                              31.
               1 : q<=143;
                                                              32.
                                                                             24 : q<=255;
 10.
               2 : q<=122;
                                                              33.
                                                                             25 : q<=213;
               3 : q<=169;
 11.
                                                              34.
                                                                             26 : q<=96;
 12.
               4 : q<=56;
                                                              35.
                                                                            27 : q<=115;
               5 : q<=115;
 13.
                                                              36.
                                                                             28 : q<=1;
               6 : q<=95;
14.
                                                              37.
                                                                             29 : q<=248;
               7 : q<=135;
15.
                                                              38.
                                                                             30 : q<=22;
               8 : q<=69;
 16.
                                                                            31 : q < = 37;
                                                              39.
               9 : q<=27;
17.
                                                                             default: q<=8'bx;</pre>
                                                              40.
               10 : q<=130;
18.
                                                              41.
                                                                            endcase
               11 : q<=134;
 19.
                                                                        end
               12 : q<=75;
 20.
                                                                        endmodule
21.
               13 : q<=155;
```

Simulation: The testbench

Since the IO of FSM is super easy, a simple implementation of testbench is written.

```
module fsm_tb;
             logic clk, stop, reset, done;
             logic [23:0] key, keyin;
             fsm DUT(
                 .clk(clk),
                .key(key),
                 .keyin(keyin),
                 .stop(stop),
                 .reset(reset),
                 .done(done)
10.
11.
12.
             always #5 clk = ~clk;
13.
             always @(*) begin
                if(done) begin
14.
15.
                     #100 $stop;
16.
                 end
17.
18.
             initial begin
                #0 clk = 0; reset = 0; stop = 0; keyin <= 0;
19.
20.
             end
         endmodule
```

Simulation: Step1




At step 1, the FSM will fill s_memory from 0 to 255.

```
for i = 0 to 255{
    s[i] = i;
.
```

- Yellow box: initialization, to initialize variables
- Red box: filling mechanism
- Blue box: one filling cycle, 2 states
 - -init_fill
 - -write

Simulation: Step1&2




• At step 2, the FSM will swap s_memory from 0 to 255.

```
j = 0
for i = 0 to 255{
    j = (j +s[i]+secretkey[i%3]
    swap s[i] and s[j]
}
```

- Blue box: Filling ends
- Red box: Step 2 FSM, start swaping
- Yellow box: one filling cycle,
 11 states

Simulation: Step2a&2b



• Step 2a ends at 38365ps.

```
i = 0, j=0

for k = 0 to message_length-1 { //
message_length is 32 in our
implementation

i = (i+1) mod 256

j = (j+s[i]) mod 256


swap values of s[i] and s[j]

f = s[ (s[i]+s[j]) mod 256 ]

decrypted_output[k] = f xor
encrypted_input[k] // 8 bit wide XOR
function
}
```

- Blue box: swap1
- Red box: swap 2 FSM, start decrypting
- Yellow box: step 2b states

Simulation: Step2b & 3



• First Step 2b decryption ends at 38575ps. The decrypted data is not a letter.


• Blue box: swap2

• Yellow box: Step3 detect FSM

• Red box: Restart with new key

• Green box: New key in new cycle

Simulation: Step3



• When message is finally decrypted, k runs out to 31, and decrypted message is stored in decreyted_mem.


• Blue box: swap2

• Yellow box: value of k

• Red box: Idle state

Green box: Decrypted message

Bonus



- Design: Run 4 cores, each one has it's only memories, and each one runs different decryption range.
 - Core0: Start from 24'h0
 - Core1: Start from 24'h400000
 - Core2: Start from 24'h800000
 - Core3: Start from 24'hC00000
- Once a solution is found, stop all cores and display the result.


Interface design

LED[9:6]: which core decrypted data first


LED[5:2]: toggle if running

LED[0]: on if done


HEX: decrypted key



Message




Secret Key




LED[9:6] indicate core[3:0] separately.

Message




Secret Key




LED[9:6] indicate core[3:0] separately.

Message




Secret Key




LED[9:6] indicate core[3:0] separately.

Message




Secret Key




LED[9:6] indicate core[3:0] separately.

Message



Secret Key: 3FFFFF



LED[9:6] indicate core[3:0] separately.

Secret Key: 3FFFFF

Setting:


Core0: Start from 24'h0

Core1: Start from 24'h010000

Core2: Start from 24'h020000

Core3: Start from 24'h030000

The result is as expected: Multicore decryption works fine.



Design Integrity

No latch found

