TOSHIBA

TC551001BPL/BFL/BFTL/BTRL-70L/85L

SILICON GATE CMOS

131,072 WORD x 8 BIT STATIC RAM

Description

The TC551001BPL is a 1,048,576 bits static random access memory organized as 131,072 words by 8 bits using CMOS technology, and operated from a single 5V power supply. Advanced circuit techniques provide both high speed and low power features with an operating current of 5mA/MHz (typ.) and a minimum cycle time of 70ns. When $\overline{\text{CE1}}$ is a logical high, or CE2 is low, the device is placed in a low power standby mode in which the standby current is $2\mu\text{A}$ typically. The TC551001BPL has three control inputs. Chip Enable inputs ($\overline{\text{CE1}}$, CE2) allow for device selection and data retention control, while an Output Enable input ($\overline{\text{OE}}$) provides fast memory access. The TC551001BPL is suitable for use in microprocessor application systems where high speed, low power, and battery backup are required.

The TC551001BPL is offered in a standard dual-in-line 32-pin plastic package, a small outline plastic package, and a thin small outline plastic package (forward, reverse type).

Features

Low power dissipation: 27.5mW/MHz (typ.)
 Standby current: 4µA (max.) at Ta = 25°C

5V single power supply

• Access time (max.)

	TC551001BPL/BFL/BFTL/BTRL				
	-70L	-85L			
Access Time	70ns	85ns			
CE1 Access Time	70ns	85ns			
CE2 Access Time	70ns	85ns			
OE Access Time	35ns	45ns			

• Power down feature: $\overline{\text{CE1}}$, CE2

Data retention supply voltage: 2.0 ~ 5.5V
 Inputs and outputs directly TTL compatible

Package TC551001BPL : DIP32-P-600


TC551001BFL : SOP32-P-525 TC551001BFTL : TSOP32-P-0820 TC551001BTRL : TSOP32-P-0820A

Pin Names

A0 ~ A16	Address Inputs
R/W	Read/Write Control Input
ŌĒ	Output Enable Input
CE1, CE2	Chip Enable Inputs
I/O1 ~ I/O8	Data Input/Output
V _{DD}	Power (+5V)
GND	Ground
N.C.	No Connection

Pin Connection (Top View)

0 32 PIN DIP	% SOP
N.C. 1 A16 2 A14 3 A7 5 A6 6 A5 6 A5 7 A4 8 A3 9 A2 10 A1 11 A0 12 I/OI 13 I/OZ 14 I/OS 15 GND 16	32






TSOP Pinout

PIN NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
PIN NAME	A ₁₁	A ₉	A ₈	A ₁₃	R/W	CE2	A ₁₅	V_{DD}	NC	A ₁₆	A ₁₄	A ₁₂	A ₇	A ₆	A ₅	A ₄
PIN NO.	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
PIN NAME	A ₃	A ₂	A ₁	A ₀	I/O1	I/O2	I/O3	GND	I/O4	I/O5	I/O6	I/O7	I/O8	CE1	A ₁₀	ŌĒ

Block Diagram



Operating Mode

OPERATION MODE	CE1	CE2	0E	R/W	I/01 ~ I/08	POWER
Read	L	Н	L	Н	D _{OUT}	I _{DDO}
Write	L	Н	*	L	D _{IN}	I _{DDO}
Output Deselect	L	Н	Н	Н	High-Z	I _{DDO}
Standby	Н	*	*	*	High-Z	I _{DDS}
Stariuby	*	L	*	*	High-Z	I _{DDS}

^{*} H or L

Maximum Ratings

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-0.3* ~ 7.0	V
V _{I/O}	Input and Output Voltage	-0.5 ~ V _{DD} + 0.5	V
P _D	Power Dissipation	1.0/0.6**	W
T _{SOLDER}	Soldering Temperature (10s)	260	°C
T _{STRG}	Storage Temperature	-55 ~ 150	°C
T _{OPR}	Operating Temperature	0 ~ 70	°C

 $^{^{\}star}$ -3.0V at pulse width of 50ns Max

2

^{**} SOP

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	
V _{IH}	Input High Voltage	2.2	-	V _{DD} + 0.3	V
V _{IL}	Input Low Voltage	-0.3*	-	0.8	V
V_{DH}	Data Retention Supply Voltage	2.0	-	5.5	

^{* -3.0}V at pulse width of 50ns Max.

DC and Operating Characteristics (Ta = 0 ~ 70°C, V_{DD} = 5V \pm 10%)

SYMBOL	PARAMETER	TEST CONDITI	ON		MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Leakage Current	V _{IN} = 0 ~ V _{DD}			-	_	±1.0	μΑ
I _{LO}	Output Leakage Current	$\overline{\text{CE1}} = \text{V}_{\text{IH}} \text{ or CE2} = \text{V}_{\text{IL}} \text{ or R}$ $\overline{\text{OE}} = \text{V}_{\text{IH}}, \text{V}_{\text{OUT}} = 0 \sim \text{V}_{\text{DD}}$	$R/W = V_{IL}$	or	_	_	±1.0	μΑ
I _{OH}	Output High Current	V _{OH} = 2.4V			-1.0	_	_	mA
I _{OL}	Output Low Current	V _{OL} = 0.4V			4.0	_	_	mA
		CE1 = V _{IL} and CE2 = V _{IH}		Min.	_	_	70	
I _{DDO1}		and R/W = V _{IH} , I _{OUT} = 0mA Other Inputs = V _{IH} /V _{IL}	t _{cycle}	1μs	-	_	20	
	Operating Current	<u>CE1</u> = 0.2V and		Min.	ı	-	60	mA
I _{DDO2}		$CE2 = V_{DD} - 0.2V$ $R/W = V_{DD} - 0.2V$ $I_{OUT} = 0mA$ $Other Inputs$ $= V_{DD} - 0.2V/0.2V$	t _{cycle}	1μs	ı	_	10	
I _{DDS1}		CE1 = V _{IH} or CE2 = V _{IL}			_	_	3	mA
. (4)	Standby Current	$\overline{CE1} = V_{DD} - 0.2V$ or	2V or Ta = 0 ~		1	_	30	_
I _{DDS2} ⁽¹⁾		CE2 = 0.2V $V_{DD} = 2.0V \sim 5.5V$	Ta = 25°C		_	2	4	μΑ

Note: (1) In standby mode with $\overline{\text{CE1}} \ge \text{V}_{\text{DD}}$ - 0.2V, these specification limits are guaranteed under the condition of CE2 \ge VDD - 0.2V or CE2 \le 0.2V.

Capacitance (Ta = 25°C, f = 1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = GND	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = GND	10	рг

Note: This parameter is periodically sampled and is not 100% tested.

AC Characteristics (Ta = 0 ~ 70°C, V_{DD} = 5V \pm 10%)

Read Cycle

		TC5	BTRL			
SYMBOL	PARAMETER		OL	-8	UNIT	
		MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	70	_	85	_	
t _{ACC}	Address Access Time	_	70	_	85	
t _{CO1}	CE1 Access Time	_	70	_	85	
t _{CO2}	CE2 Access Time	_	70	_	85	
t _{OE}	Output Enable to Output in Valid	_	35	_	45]
t _{COE}	Chip Enable (CE1, CE2) to Output in Low-Z	10	_	10	_	ns
t _{OEE}	Output Enable to Output in Low-Z	5	_	5	_	
t _{OD}	Chip Enable (CE1, CE2) to Output in High-Z	_	25	_	30	
t _{ODO}	Output Enable to Output in High-Z	_	25	_	30	
t _{OH}	Output Data Hold Time	10	_	10	_	

Write Cycle


		TC5	51001BPL/I	BFL/BFTL/E	BTRL	
SYMBOL	PARAMETER	-7	OL	-8	UNIT	
		MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	70	_	85	_	
t _{WP}	Write Pulse Width	50	_	60	_	
t _{CW}	Chip Selection to End of Write	60	_	75	_	
t _{AS}	Address Setup Time	0	_	0	_	
t _{WR}	Write Recovery Time	0	_	0	_	ns
t _{ODW}	R/W to Output in High-Z	_	25	_	30	
t _{OEW}	R/W to Output in Low-Z	5	_	5	_	
t _{DS}	Data Setup Time	30	_	35	_	
t _{DH}	Data Hold Time	0	_	0	_	

AC Test Conditions


Input Pulse Levels	2.4V/0.6V
Input Pulse Rise and Fall Time	5ns
Input Timing Measurement Reference Level	1.5V
Output Timing Measurement Reference Level	1.5V
Output Load	1 TTL Gate and C _L = 100pF

Timing Waveforms


Read Cycle (1)




Write Cycle 1 (4) (R/W Controlled Write)



Write Cycle 2 (4) (CE1 Controlled Write)



Write Cycle 3 ⁽⁴⁾ (CE2 Controlled Write)



Notes:

- 1. R/W is High for Read Cycle.
- 2. Assuming that CE1 Low transition or CE2 High transition occurs coincident with or after the R/W low transition, Outputs remain in a high impedance state.

Static RAM


- 3. Assuming that $\overline{CE1}$ High transition or CE2 Low transition occurs coincident with or prior to the R/W high transition, Outputs remain in a high impedance state.
- 4. Assuming that \overline{OE} is High for a Write Cycle, Outputs are in a high impedance state during this period.
- 5. The I/O may be in the output state during this time, input signals of opposite phase must not be applied.

Data Retention Characteristics (Ta = 0 ~ 70°C)


SYMBOL	PARAMETER		MIN.	TYP.	MAX.	UNIT
V _{DH}	Data Retention Supply Voltage		2.0	-	5.5	V
I _{DDS2}	Standby Current	$V_{DD} = 3.0V$	_	ı	15*	μΑ
		V _{DD} = 5.5V	_	ı	30	
t _{CDR}	Chip Deselect to Data Retention Mode		0	-	_	ns
t _R	Recovery Time		5	ı	-	ms

^{*3} μ A (max.) Ta = 0 ~ 40°C

CE1 Controlled Data Retention Mode (1)




CE2 Controlled Data Retention Mode (3)



Notes:


- 1. In the $\overline{\text{CE1}}$ controlled data retention mode, minimum standby current is achieved under the condition $\text{CE2} \leq 0.2 \text{V}$ or $\text{CE2} \geq \text{V}_{\text{DD}}$ 0.2V.
- 2. If the V_{IH} of $\overline{CE1}$ is 2.2V in operation, during the period that the V_{DD} voltage is going down from 4.5V to 2.4V, I_{DDS1} current flows.
- 3. In the CE2 controlled data retention mode, minimum standby current is achieved under the condition CE2 ≤ 0.2V.

DIP32-P-600 Unit in mm




Weight: 4.45 g (Typ.)

SOP32-P-525 Unit in mm




Weight: 1.04 g (Typ.)

TSOP32-P-0820 Unit in mm



Weight: 0.34 g (Typ.)

TSOP32-P-0820A Unit in mm



Weight: 0.34 g (Typ.)

^{1.} This technical data may be controlled under U.S. Export Administration Regulations and may be subject to the approval of the U.S. Department of Commerce prior to export. Any export or re-export, directly or indirectly, in contravention of the U.S. Export Administration Regulations is strictly prohibited.

^{2.} LIFE SUPPORT POLICY

Toshiba products described in this document are not authorized for use as critical components in life support systems without the written consent of the appropriate officer of Toshiba America, Inc. Life support systems are either systems intended for surgical implant in the body or systems which sustain life.

A critical component in any component of a life support system whose failure to perform may cause a malfunction of the life support system, or may affect its safety or effectiveness.

^{3.} The information in this document has been carefully checked and is believed to be reliable; however no responsibility can be assumed for inaccuracies that may not have been caught. All information in this data book is subject to change without prior notice. Furthermore, Toshiba cannot assume responsibility for the use of any license under the patent rights of Toshiba or any third parties.

Back to Memory