
EE206: OTA-Design Assignment

Name: - PRANAV VISHAL DESHMURH

ROLL NUMBER: - 230102073



V2: AC Signal of input (D.ImVamplitude) + D. gV DC bias

V1: 0.9V DC bias

CALCULATIONS

Let us begin the design of the OTA from the current mirror's transistor M7. Assuming an overdrive of 0.2V for M7 and Iref = 16m.

 $I_{D} = \frac{1}{2} \text{ Mu (ox } \left(\frac{W}{L}\right)_{7} \left(V_{qs} - V_{ru}\right)^{2}$ Phyging in all the Values gives us, $16 = \frac{1}{2} \times 230 \times \left(\frac{W}{2}\right)_{7} \times 0.2^{2}$ $\Rightarrow \left(\frac{w}{z}\right)_7 = 3.478$

Taking L=900n = \(\begin{array}{c} \begin{array} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{ take Iref = 1 but in M7's drain.

Since, My and Mo have the Same-overdrive, and Mo needs to flow 10x more current turnightis drain.

$$\left(\frac{W}{L}\right)_0 = \frac{32000\text{n}}{900\text{n}}$$

Since the amount Splits in half across the differential pair, (ID) MI = 80MA = (ID) M2 Assuming an overdrive of around 0.1V for MI, (NMOS) $80uA = \frac{1}{2} \times (230) \times (w)_{1} \times (0.1)^{2}$ \Rightarrow $\left(\frac{W}{L}\right)_1 = 69.5652 \Rightarrow \left(\frac{W}{L}\right)_1 = \frac{62,608.69n}{900n}$ Approximately, $(\frac{W}{2})_{1} = \frac{62,600n}{900n}$ The Same Calculations hold true for M2, $(\frac{W}{L})_2 = \frac{62,600n}{900n}$ For transistor M3 and M4, assume an overdrive of 0.4V,

$$80 = \frac{1}{2} \times 100 \times (\frac{w}{L}) \times (0.4)^{2}$$

$$\frac{w}{L_{3}} = (\frac{w}{L_{4}}) = \pm 0 = \frac{9000n}{900n}$$

Now that we have determined the (W) ratios for all transistors in the first - stage of the operational transconductance—
amplifier, we can check if all are operating in the desired saturation mode.

For My, VD = VG - VDS > VGS - VTM, n always in saturation } M7

given Vgs > VThin in saturation

wet means in saturation Let us now look at the condition for Mo to remain in Saturation, > Vs > V_gate - 0 - Vthin Vs > 0.57- 0.37 Vs 7 0.2 V Since, (VG)MI = 0.9 V and VGS - VM,N = 0.1 for MI $\rightarrow V_S = 0.9 - 0.37 - 0.1$ → Vs = 0.43 V Stree, Vs > 0.2 -> "MO remains in Saturation" for MI to remain in Saturation, VPI > (VGS)MI-VTHIN > VDI > 0.1 V For an overdrive of 0. Avfor M3 we get that, Vsq8 - |VThip| = 0.4 V $1.8 - V_{93} - 0.39 = 0.4$ → Vg3 = VD1 = 1.01V 7 0.1V Hence, M&I remains in Saturation,

By principle of argument, we show that, $V_{D1} = V_{mid}$

This results in identical Calculations for M2, which also remains in Saturation.

For M3 to remain in saturation,

 $(V_{SD})_3 > (V_{SQ})_3 - |V_{Th_{1P}}|$ $\rightarrow 1.8 - 1.01 > 1.6 - 1.01 - 0.39$

i.e M3 renains in Saturation as long as (Vsg)3 > 1 Vru,p)

→ 1.8 -1.01 > 0-39

> 0.79 70.39

· Hence M3 also remains in Saturation

Since, $V_{g3} = V_{D3} = V_{D1} = V_{mid}$, Similar argument holds for M4, which remains in saturation.

· Now that the calculations for the first-stage have been completed, we can simulate the circuit on LTSpice.

The gain - expected from the first - stage from theoretical calculations = 9mi (ronz 11 ropa)

$$g_{m_1} = \frac{2(J_D)_{m_1}}{(V_{0,1} - V_{T,1})} = \frac{2 \times 80 \text{uA}}{0.1}$$

$$g_{m1} = \frac{2(J_D)_{M1}}{(Vgs - V_{Th,N})_{M1}} = \frac{2 \times 80 \text{ u.s.}}{0.1}$$

$$= \frac{1.6 \times 10^{-3}}{(9m1)} = \frac{2 \times 80 \text{ u.s.}}{0.1}$$

$$= \frac{2 \times 80$$


Taking Value of (GDS)₂ and (GDS)₄ from the Simulated LOG File on LTspice, we get that,

$$Y_{0N2} = \frac{1}{3.53} = 1.04931 \times 10^{5}$$

9.53

$$\gamma_{0P4} = \frac{1}{3.49 \times 10^{-6}} = 2.86532 \times 10^{5}$$

So
$$A_{1}$$
st stage = $9_{m_1} \times (v_{0N2} || v_{0P4})$



Running Simulation on TSpice,

Av, 1st stage

Attached is the respective plots,

Percutage error (1.) = 100.45-102.15 ×100/.

= -1.664/

This error is due to several practical difficulties associated with this design. Some are emisted below,

- The Current mirror configuration has a finite ro and hence does not mirror the current perfectly. Practically a smaller value of current is mirror a into the tail of the differential pair compared to our theoretical expectations which can lead to lower gain.
- 2) The threshold-Voltage of M1 and M2 are affected by Body-effect since their source and substrate are what the Same-potential.

The 2nd Stage of the OTA is a Common Source Amplifier,

Variet MG Vout

(from current MG VIBUA V overdire

Mirror)

To achieve a gain via the second stage, I must choose a

Value of ID = 184A

By current Mirron, $\frac{W}{Z}_{6} = \frac{18uA}{(6uA)}$ $\frac{W}{Z}_{7} = 4 = \frac{3600u}{900u}$ For M6 to remain in saturation,

Similarly for transistor M5,
(ID)M5 = 18UA Assuring an overdrive of 0.4v for M5, $I_D = \frac{1}{2} M_P Cox \left(\frac{W}{L} \right)_5 (Vgs - V_{Thp})^2$ $\Rightarrow \left(\frac{W}{\sqrt{5}}\right) = \frac{2 \times 18}{100 \times 0.16} \stackrel{?}{=} 2.222.$ $\Rightarrow \frac{1}{2} = \frac{2000n}{900n} \begin{cases} \text{For practical} \\ \text{reason I have} \\ \text{taken, } \frac{2150n}{900n} \end{cases}$ Since, we have calculated all W/L Value required for our system, det's Melling M5 and M6 also remain in Saturation. JOT M5, VSD5 VSg5 - [VTMIP] > 1.8 - Vout > 1.8 - Vmid - 0.39 > Vont < 1.4 V for M5 to remain in Saturation Vont > 0.2V for M6 to remain in Saturation. and, From 2TSpice Simulations, Vont = 0.33 v 80 hence, both M5 and M6 also remain in Saturation.

Now the 2nd stage gain can be calculated as, Alexander Juns (rops 11 rong) Taking Values from 209 files on LTSpice after running Op Simulation yields us that,

9m5 = \$355 \times \t -> Are 2nd stage 5. 210-5 x 2555555 ×105 Al, 2nd Stage = 199,10025 Expected Theoretically. Comparing against the simulated values, Au, 2nd stage = 28 From LTSpice Simulation Percutage Percutage % error in Au, 2nd stage = 28-29.10025 23.10025 ×100%

= -3.78 /.

Total Open-Loop Gain = Avistange x Are 2nd stage $\Rightarrow A_0 = 28 \times 100.45$ $\Rightarrow A_0 = 2812.6$ #FEEDBACK CONNECTION Now, Counciting the OTA in non-inverting feedback Configuration, Viu Ao = Open loop gain Note: The OTA has infinite 0.5 VDD input impedance For finite open loop gain, Vour = Ao (V+-V-) in small-signal - configuration, the circuit looks like the following $V_{-} = \frac{V_{\text{out}}R_{1}}{R_{1}+R_{2}}$


So,
$$A_0$$
 ($V_{in} - \frac{V_{out}R_1}{R_1 + R_2}$) = V_{out}
 A_0 $V_{in} = \frac{A_0R_1 + 1}{R_1 + R_2}$ V_{out}
 $V_{in} = \frac{A_0}{1 + \frac{A_0R_1}{R_1 + R_2}} = \frac{A_0(R_1 + R_2)}{R_1 + R_2 + A_0R_1}$
 $V_{in} = \frac{A_0(R_1 + R_2)}{1 + \frac{A_0R_1}{R_1 + R_2}} = \frac{A_0(R_1 + R_2)}{1 + \frac{A_0R_1}{R_1 + R_2}$

term.

From proutical Herations/ solving the equation we choose,

 $\frac{R_2}{R_1} = 1.001423593$ But for pravical-reasons, we find, $R_2 = 43.053 \text{kg} \qquad \text{and} \qquad R_1 = 39.6 \text{ kg}$

are Suitable Values, for getting a closed loop gain of 2. #CLOSED Loop Feedback Connection



Now we must adjust the values of Ce and Rz according to the desired phase-margin (P.M) and bandwidth of the Circuit.

Avoud 60°

I initially placed only a capacitor C= 3pF between the gate and the drain of the transistor M5 of the Common-Source- 2000 C Common-Source- amplifeer. However even though this helps in seperating the two poles of the common-source-amplifier, I Observed a sero which degrades the phase-margin (of the Common Source Amplifier) and causes the gain to abruptly shoot up.

The location of this zero for the common - Sunce amplifier Compensated in the Shown

manner is $Z = \frac{-9m5}{C(9m5R-1)}$

M5 Mr. Vont Current Mirror M6

We choose R very close to the value of 1/gms for the 3 ero to Shift to either + 00 or - 00 and removing its effect on the Bode-plot for reasonable-frequencies.

From Log-Files, Jus = 6.21×10-5 (Om5 was determined) So I choose 2 = 16,103.059-52 → R = 16k2 as a starting point. I initially started with C= 3pF and R=16k2. However I was not able to Obtain a desired-phase-margin around #By carefully changing the values of C and R for obtaining the desired characteristics (dange Bandwidth and Plant Name - 600) C = 10pF and R = 15.875 ksz. Feedback Comertion. Fig. 2 nd Stage of OTA with Miller compensation.