

EE206 : OTA-Design Assignment


Name : → PRANAV VISHAL DESHMUKH

ROLL NUMBER : \rightarrow 230102073

• CIRCUIT - DIAGRAM: \rightarrow

OPEN LOOP

2-Stage



V_2 : AC signal of input (0.1mV amplitude) + 0.9V DC bias

V_1 : 0.9V DC bias

CALCULATIONS

Let us begin the design of the OTA from the current mirror's transistor M_7 . Assuming an overdrive of 0.2V for M_7 and $I_{\text{ref}} = 16\mu$.

$$I_D = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_7 (V_{gs} - V_{th})^2$$

Plugging in all the values gives us,

$$16 = \frac{1}{2} \times 230 \times \left(\frac{W}{L}\right)_7 \times 0.2^2$$

$$\Rightarrow \left(\frac{W}{L}\right)_7 = 3.478$$

$$\text{Taking } L = 900\text{n} \Rightarrow \left(\frac{W}{L}\right)_7 \cong \frac{3200\text{n}}{900\text{n}} = \frac{3130.434}{900\text{n}}$$

Since I wanted to provide a constant current source of $160\mu\text{A}$ for the differential pair, I had chosen to take $I_{\text{ref}} = 16\mu\text{A}$ in M_7 's drain.

Since, M_7 and M_0 have the same overdrive, and M_0 needs to flow $10\times$ more current through its drain.

$$\left(\frac{W}{L}\right)_0 = \frac{32000\text{n}}{900\text{n}}$$

Since the current splits in half across the differential pair,

$$(I_D)_{M1} = 80 \mu A = (I_D)_{M2}$$

Assuming an overdrive of around $0.1V$ for $M1$, (NMOS)

$$80 \mu A = \frac{1}{2} \times (230 \frac{\mu A}{V^2}) \times \left(\frac{W}{L}\right)_1 \times (0.1)^2$$

$$\Rightarrow \left(\frac{W}{L}\right)_1 = 69.5652 \Rightarrow \left(\frac{W}{L}\right)_1 = \frac{62,608.63n}{900n}$$

$$\text{Approximately, } \left(\frac{W}{L}\right)_1 = \frac{62,600n}{900n}$$

The same calculations hold true for $M2$, $\left(\frac{W}{L}\right)_2 = \frac{62,600n}{900n}$

For transistor $M3$ and $M4$, assume an overdrive of $0.4V$,

$$80 = \frac{1}{2} \times 100 \times \left(\frac{W}{L}\right) \times (0.4)^2$$

$$\Rightarrow \left(\frac{W}{L}\right)_3 = \left(\frac{W}{L}\right)_4 = 10 = \frac{9000n}{900n}$$

Now that we have determined the $\left(\frac{W}{L}\right)$ ratios for all transistors in the first-stage of the operational transconductance-amplifier, we can check if all are operating in the desired saturation mode.

For M_7 , $V_D = V_G \Rightarrow V_{DS} > V_{GS} - V_{Th,n}$

always in saturation } M_7 remaining in saturation
given $V_{GS} > V_{Th,n}$

and $V_{GS} - V_{Th,n} = 0.2$

$\Rightarrow V_{gate} = 0.57V$

Let us now look at the condition for M_0 to remain in saturation,

$\Rightarrow V_S > V_{gate} - 0 - V_{Th,n}$

$\Rightarrow V_S > 0.57 - 0.37$

$\Rightarrow V_S > 0.2V$

Since, $(V_G)_{M_1} = 0.9V$ and $V_{GS} - V_{Th,n} = 0.1$ for M_1

$\Rightarrow V_S = 0.9 - 0.37 - 0.1$

$\Rightarrow V_S = 0.43V$

Since, $V_S > 0.2 \Rightarrow$ " M_0 remains in saturation"

for M_1 to remain in saturation,

$V_{D1} > (V_{GS})_{M_1} - V_{Th,n}$

$\Rightarrow V_{D1} > 0.1V$

For an overdrive of $0.4V$ for M_3 we get that,

$V_{sgs} - |V_{Th,p}| = 0.4V$

$\Rightarrow 1.8 - V_{g3} - 0.39 = 0.4$

$\Rightarrow V_{g3} = V_{D1} = \underline{1.01V} > 0.1V$

Hence, M_1 remains in saturation,

By principle of argument, we show that,

$$V_{D1} = V_{mid}$$

This results in identical calculations for M2, which also remains in saturation.

For M3 to remain in saturation,

$$(V_{SD})_3 > (V_{SQ})_3 - |V_{Th,p}|$$

$$\Rightarrow 1.8 - 1.01 > 1.8 - 1.01 - 0.39$$

i.e. M3 remains in saturation as long as $(V_{SQ})_3 > |V_{Th,p}|$

$$\Rightarrow 1.8 - 1.01 > 0.39$$

$$\Rightarrow 0.79 > 0.39$$

• Hence M3 also remains in saturation

Since $V_{G3} = V_{D3} = V_{D1} = V_{mid}$,

Similar argument holds for M4, which remains in saturation.

$$V_{DS} > V_{DD} - V_{th,n}$$

- Now that the calculations for the first-stage have been completed, we can simulate the circuit on LTSpice.

The gain - expected from the first-stage from theoretical calculations = $g_{m1} (r_{ON2} \parallel r_{OP4})$

$$g_{m1} = \frac{2(I_D)_{M1}}{(V_{GS} - V_{th,N})_{M1}} = \frac{2 \times 80 \mu A}{0.1}$$

$$\Rightarrow g_{m1} = 1.6 \times 10^{-3}$$

Taking g_{m1} from the
LOG Files,
 $(g_{m1}) = 1.33 \times 10^{-3}$

Taking value of $(G_{DS})_2$ and $(G_{DS})_4$ from the simulated LOG File on LTSpice, we get that,

$$r_{ON2} = \frac{1}{\frac{3.49 \times 10^{-6}}{9.53}} = 1.04931 \times 10^5$$

$$r_{OP4} = \frac{1}{3.49 \times 10^{-6}} = 2.86532 \times 10^5$$

$$\Rightarrow r_{ON2} \parallel r_{OP4} = 76805.258 \Omega$$

$$\text{So } A_{1st \text{ stage}} = g_{m1} \times (r_{ON2} \parallel r_{OP4})$$

$$A_{1st \text{ stage}} = 102.15$$

Once in V_0

Running Simulation on $\angle T$ Spice,

$$A_{v, 1st\ stage} = 100.45$$


Attached is the respective plots,

$$\begin{aligned}\text{Percentage error (\%)} &= \frac{100.45 - 102.15}{102.15} \times 100\% \\ &= -1.664\%\end{aligned}$$

This error is due to several practical difficulties associated with this design. Some are enlisted below,

- 1) The Current mirror configuration has a finite r_o and hence does not mirror the current perfectly. Practically a smaller value of current is mirrored into the tail of the differential pair compared to our theoretical expectations which can lead to lower gain.
- 2) The threshold-voltage of M_1 and M_2 are affected by Body-effect since their source and substrate are not at the same-potential.

The 2nd stage of the OTA is a Common Source Amplifier,



To achieve a gain via the second stage, I must choose a value of $I_D = 18\mu A$

By current Mirror,

$$\frac{\left(\frac{W}{L}\right)_6}{\left(\frac{W}{L}\right)_7} = \frac{18\mu A}{16\mu A}$$

$$\Rightarrow \left(\frac{W}{L}\right)_6 = 4 = \frac{3600n}{900n}$$

for M6 to remain in saturation,

$$V_{out,DC} > V_{gate} - V_{th,N}$$

$$\Rightarrow V_{out,DC} > 0.57 - 0.37 \text{ V}$$

$$\Rightarrow V_{out,DC} > 0.2 \text{ V}$$

Similarly for transistor M5,

$$(I_D)_{M5} = 18 \mu A$$

Assuming an overdrive of 0.4V for M5,

$$I_D = \frac{1}{2} \mu_p C_{ox} \left(\frac{W}{L}\right)_5 (V_{GS} - V_{Thp})^2$$

$$\Rightarrow \left(\frac{W}{L}\right)_5 = \frac{2 \times 18}{100 \times 0.16} \approx 2.222 \dots$$

$$\Rightarrow \left(\frac{W}{L}\right)_5 = \frac{2000n}{900n} \quad \left\{ \begin{array}{l} \text{For practical} \\ \text{reason I have} \\ \text{taken, } \frac{2150n}{900n} \end{array} \right\}$$

Since, we have calculated all W/L values required for our system, let's check if M5 and M6 also remain in saturation.

$$\text{For M5, } V_{SD5} > V_{SG5} - |V_{Thp}|$$

$$\Rightarrow 1.8 - V_{out} > 1.8 - \overset{1.01}{V_{mid}} - 0.39$$

$$\Rightarrow V_{out} < 1.4V \quad \text{for M5 to remain in saturation}$$

$$\text{and, } V_{out} > 0.2V \quad \text{for M6 to remain in saturation.}$$

From LTSpice Simulations, $V_{out} = 0.33V$

So hence, both M5 and M6 also remain in saturation.

Now the 2nd stage gain can be calculated as,

$$A_{v, 2nd\ stage} = g_{m5} (r_{op5} \parallel r_{on6})$$

Taking values from LOG file on LTSpice after running

• op simulation yields us that,

$$g_{m5} = \frac{5.89 \times 10^{-5}}{6.21}; \quad r_{on6} = \frac{1}{g_{ds6}} = \frac{7.93650}{2.9912 \times 10^5}; \quad r_{op5} = \frac{1}{g_{ds5}} = \frac{1.144164}{6.9435 \times 10^6}$$

$$A_{v, 2nd\ stage} = g_{m5} (r_{on6} \parallel r_{op5})$$

$$\Rightarrow A_{v, 2nd\ stage} = 5.89 \times 10^{-5} \times \frac{4.68603}{2.9912 \times 10^5}$$

$$\Rightarrow A_{v, 2nd\ stage} = \frac{17.417}{29.10025} \rightarrow \text{Expected Theoretically.}$$

Comparing against the simulated values,

$$A_{v, 2nd\ stage} = 28 \rightarrow \text{From LTSpice Simulation}$$

Percentage

$$\begin{aligned} \% \text{ error in } A_{v, 2nd\ stage} &= \frac{28 - 29.10025}{29.10025} \times 100\% \\ &= -3.78\% \end{aligned}$$


$$\text{Total Open-Loop Gain} = A_{v_{1st \text{ stage}}} \times A_{v_{2nd \text{ stage}}}$$

$$\Rightarrow A_v = 28 \times 100.45$$

$$\Rightarrow A_v = 2812.6$$


FEEDBACK CONNECTION

Now, connecting the OTA in non-inverting feedback configuration,



for finite open loop gain, $V_{out} = A_v (V_+ - V_-)$

in small-signal configuration, the circuit looks like the following



$$V_+ = v_{in}$$

$$V_- = \frac{V_{out} R_1}{R_1 + R_2}$$

$$\text{So, } A_0 \left(V_{in} - \frac{V_{out} R_1}{R_1 + R_2} \right) = V_{out}$$

$$\Rightarrow A_0 V_{in} = \left(\frac{A_0 R_1 + 1}{R_1 + R_2} \right) V_{out}$$

$$\Rightarrow \frac{V_{out}}{V_{in}} = \frac{A_0}{1 + \frac{A_0 R_1}{R_1 + R_2}} = \frac{A_0 (R_1 + R_2)}{R_1 + R_2 + A_0 R_1}$$

$$\Rightarrow \frac{V_{out}}{V_{in}} = \left(1 + \frac{R_2}{R_1} \right) \frac{A_0 (R_1 + R_2)}{(1 + A_0) R_1 + R_2} \frac{R_1}{(R_1 + R_2)}$$

$$\Rightarrow \frac{V_{out}}{V_{in}} = \left(1 + \frac{R_2}{R_1} \right) \left\{ \frac{R_1}{\left(1 + \frac{1}{A_0} \right) R_1 + \frac{R_2}{A_0}} \right\}$$

non-ideality term

$$\Rightarrow \frac{V_{out}}{V_{in}} = \left(1 + \frac{R_2}{R_1} \right) \frac{1}{\left(1 + \frac{1}{A_0} \right) + \frac{1}{A_0} \frac{R_2}{R_1}}$$

for large-enough forward loop gain (A_0); $\frac{V_{out}}{V_{in}} \approx 1 + \frac{R_2}{R_1}$

To get a closed loop feedback gain of 2; sufficient to

Choose $R_2 \cong R_1$. However due to the non-ideality term $\frac{1}{\left(1 + \frac{1}{A_0} \right) + \frac{1}{A_0} \frac{R_2}{R_1}}$; R_2 must be slightly larger than R_1 to compensate for the drop caused by that term.

From practical iterations/solving the equation we choose,


$$\frac{R_2}{R_1} = 1.001429593$$

But for practical reasons, we find,

$$R_2 = 43.053 \text{ k}\Omega \quad \text{and} \quad R_1 = 39.6 \text{ k}\Omega$$

are suitable values, for getting a closed loop gain of 2.


#CLOSED Loop Feedback Connection



Now we must adjust the values of C_c and R_z according to the desired phase-margin (P.M) and bandwidth of the circuit.
around 60°

I initially placed only a capacitor $C = 3\text{pF}$ between the gate and the drain of the transistor M5 of the common-source amplifier. However even though this helps in separating the two poles of the common-source amplifier, I observed a R.H.P Zero which degrades the phase-margin (of the Common Source Amplifier) and causes the gain to abruptly shoot up.

The location of this zero for the common-source amplifier compensated in the shown manner is $Z = \frac{-g_{m5}}{C(g_{m5}R - 1)}$



We choose R very close to the value of $1/g_{m5}$ for the zero to shift to either $+\infty$ or $-\infty$ and removing its effect on the Bode-plot for reasonable-frequencies.

From Log-Files, $g_{m5} = 6.21 \times 10^{-5}$
(g_{m5} was determined)

So I choose $R = \frac{1}{g_{m5}} = 16,103.059 \Omega$

$\Rightarrow R \approx 16k\Omega$ as a starting point.

I initially started with $C = 3pF$ and $R = 16k\Omega$. However I was not able to obtain a desired phase-margin around 60° .

#By carefully changing the values of C and R for obtaining the desired characteristics (Large Bandwidth and Phase-Margin = 60°)

$C = 10pF$ and $R = 15.875k\Omega$




Fig. 2nd Stage of OTA with Miller compensation.