#### **DESIGN DOCUMENT**


Sagar Sheth Ye Wang Yogesh Mahato Mayur Chaturvedi

The project's goal is to create an assembly language-based simulator of a modest traditional CISC computer. The project's first phase will have the following features:

- 4 General Purpose Registers (GPRs) each 16 bits in length [GPR0, GPR1, GPR2, GPR3]
- 3 Index Registers 16 bits in length [IXR1, IXR2, IXR3]
- 16-bit words
- Memory of 2048 words, expandable to 4096 words
- Word addressable

### **Load/Store Instruction:**

#### Load/Store Instruction



Opcode: 6 bits – Specifies one of 64 possible instructions; Phase 1 will have 5

Load/Store Opcodes.R : 2 bits – GPR0(00), GPR1(01), GPR2(10),

GPR3(11) General Purpose Registers.

IX : 2 bits – IXR1(01), IXR2(10), IXR3(11) Indexed Registers.

I : 1 bit – I=0 specifies indirect addressing, or otherwise no

indirect addressing. Address: 5 bits – Specifies one of 32 locations.

Effective address to execute various Load/Store instructions will be computed as follows: Effective Address (EA) =

I = 0:

IX = 00: content (address field)

IX = 01 or 10 or 11: content(IX) + content of address field

I = 1:


IX = 00: content (content (address field))

IX = 01 or 10 or 11: content(content(IX) + content of address field)

Following are the Load/Store instructions implemented in the Simulator (I is optional):


| OpCode | Instruction       | Description   |
|--------|-------------------|---|
| 01     | LDR r x I address | Load Register From Memory, $r = 03$<br>r < -c(EA)                 |
| 02     | STR r x I address | Store Register To Memory, $r = 03$<br>Memory(EA) <- $c(r)$        |
| 03     | LDA r x I address | Load Register with Address, r = 03 r <- EA                        |
| 41     | LDX x I address   | Load Index Register from Memory, x = 13<br>Xx <- c(EA)            |
| 42     | STX x I address   | Store Index Register to Memory. $X = 13$<br>Memory(EA) <- $c(Xx)$ |

# Simulator Design:




# Steps to add instruction to memory:


1. Input MAR instruction in Instruction Toggle, as highlighted below (fields highlighted in red is 1, rest fields are considered 0



2. Click the "LD" button next to MAR to Load it to the MAR register.




3. Do the above steps for MBR also:



4. Click the "Store" button to store the MBR instruction entered to the MAR memory location

#### **Steps to load instruction from the memory:**

- 5. Enter fields under instruction toggle, click on "LD" next to MAR, this will populate fields in MAR
- 6. Now, click on "Load" button, this will populate MBR field for the corresponding MAR entered earlier




#### Steps to load IPL/ init file:


- 7. Click on init button, this will fetch the default instruction file from the path entered in the init process.
- 8. Once the IPL/ init file is loaded, the PC will be loaded with first instruction's memory address

#### **How to Single Step:**

**9.** Init button will automatically load PC value stored, in case of custom PC values to be executed, enter the fields in instruction toggle and click on "LD" button next to PC




**10.** Click on the "SS" button to Single step, there will be a delay of 1 sec for registers to be loaded with the values. The PC will increment by 1.



# Steps to execute "Run" process:

- 11. Click on Init button.
- 12. To perform Single Step (SS) multiple times or until it encounters HALT, "Run" can be used to execute all the instructions from the input text file.
- 13. HALT button will turn red when it encounters Halt event.




# **Phase II**

# **Updated UI elements:**

- 1. Cache:
- 2. Printer: Used to Print
- 3. Console: Displays output when instructions are executed
- 4. Keyboard: To get input from the user


# **Execution:**

- 1. LDR r, x, address[,I] Load Register From Memory, r = 0..3 r <- c(EA) note that EA is computed as given above Opcode: 01
- i. Load MAR with B: 0111 and with MBR value B: 1100, store.
- ii. Load MBR Value as B: 0000010000000111 with Opcode being 1
- iii. Load MAR with B: 0100
- iv. Load PC with B: 0100
- v. Click on store
- vi. Click on SS, then PC will be incremented to B:0101 and GPR0 is populated with value with B: 1100, which is the value at the effective address B: 0111.



### 2. STR r, x, address[,I] Store Register To Memory, r = 0..3 Memory(EA) <-c(r)

- i. Load the GPR0 with B: 000000000000011
- ii. Load MBR with B: 00001000000111, with Opcode being 2
- iii. Load MAR with B: 1000
- iv. Set PC to B:1000
- v. Click on store
- vi. Click SS



### 2. LDA r, x, address[,I] Load Register with Address, r = 0..3 r <- EA

# Opcode: 03

i. Load MBR with B: 0000110000001000


ii. Load MAR with B: 00000000110

iii. Load PC with B: 00000000110

iv. Click on store


v. Click SS

vi. GPR0 is loaded with effective address as B: 1000



### 5. JZ r, x, address[,I] Jump If Zero: If c(r) = 0, then PC <- EA Else PC <- PC+1

- i. Load MBR with B:001000000001111
- ii. Load MAR with B: 0011
- iii. Load PC with B: 0011 and Set GPR 0 to 0
- iv. Click on store
- v. Click on SS, and PC is Updated as c(r) = 0



# 6. JNE r, x, address[,I] Jump If Not Equal: If $c(r) \stackrel{!}{=} 0$ , then PC <-- EA Else PC <- PC +1

### Opcode: 11

i. Load GPR0 with B: 0010


ii. Load MBR with B: 0010010000001000

iii. Load MAR with B: 1011 iv. Load PC with B: 1011

v. Click on store

vi. Click SS

vii. PC is Updated as c(r) != 0, then PC  $\leftarrow$  EA



# 8. JMA x, address[,I] Unconditional Jump To Address PC <- EA, Note: r is ignored in this instruction

# Opcode: 13

i. Load MBR with B: 0010110000001111


ii. Load MAR with B: 0100

iii. Set PC to B: 0100

iv. Click on store


v. Click SS

vi. PC is Updated as the effective address value to B: 1111



# 9. JSR x, address[,I] Jump and Save Return Address: R3 < PC+1; PC < EA R0 should contain pointer to arguments. Argument list should end with -1 (all 1s) value

- i. Load MBR with B: 0011000000001111
- ii. Load MAR with B: 0111
- iii. Set PC to B: 0111
- iv. Click on store
- v. Click SS
- vi. PC is Updated as B:1111 and GPR3 becomes PC+1, i.e., B: 1000



# 10. RFS Immed Return From Subroutine w/ return code as Immed portion (optional) stored in the instruction's address field. R0 < - Immed; PC < - c(R3) IX, I fields are ignored.

### Opcode: 15


i. Load GPR3 with B: 0000

ii. Load MBR with B: 0011010000001111

iii. Load MAR with B: 0111

iv. Load PC with B: 0111

- v. Click on store
- vi. Click SS
- vii. GPR0 becomes B:1111, which is EA, PC becomes B:0000 which is content of GP3.



# 11. SOB r, x, address[,I] Subtract One and Branch. R = 0..3 r <- c(r) - 1 If c(r) > 0, PC <- EA; Else PC <- PC + 1

#### Opcode: 16

i. Load GPR0 with B: 0011

ii. Load MBR with B: 0011100000001111


iii. Load MAR with B: 0111

iv. Load PC with B: 0111

v. Click on store

vi. Click SS

vii. PC is updated to B: 1111, GPR0 is subtracted by 1 and becomes B: 0010



# 12. JGE r,x, address[,I] Jump Greater Than or Equal To: If c(r) >= 0, then PC <- EA Else PC <- PC + 1

#### Opcode: 17

i. Load GPR0 with B: 0111

ii. Load MBR with B: 0011110000001111


iii. Load MAR with B: 0011

iv. Set PC to B: 0011

v. Click store


vi. Click SS

vii. PC is updated to B: 1111



## 13. AMR r, x, address[,I] Add Memory To Register, r = 0..3 r < -c(r) + c(EA)


- i. Load GPR1 with B: 0111
- ii. Load MAR with B: 111 and MBR with B: 0110, store
- iii. Load MAR with B: 0010 and MBR with B: 0001000100000111
- iv. Set PC to B: 0010
- v. Click on store
- vi. Click SS
- vii. GPR1 becomes c(r) + c(EA) = B: 0110+ B: 0111 = B: 1101



# 14. SMR r, x, address[,I] Subtract Memory From Register, r = 0..3 r < -c(r) - c(EA)


#### Opcode: 05

- i. Load GPR3 with B: 1111
- ii. Load MAR with B: 0111 and MBR with B: 0110, store
- iii. Load MAR with B: 0010 and set MBR with B: 0001011100000111
- iv. Set PC to B: 0010
- v. Click on store
- vi. Click SS
- vii. GPR3 becomes c(r)-c(EA) = B: 1111- B: 110 = B: 1001



# 15. AIR r, immed Add Immediate to Register, r = 0..3 r <- c(r) + Immed Note: 1. if Immed = 0, does nothing 2. if c(r) = 0, loads r with Immed IX and I are ignored in this instruction

- i. Load GPR0 with B: 0111
- ii. Load MAR with B: 0011 and MBR with B: 0001100000001111
- iii. Set PC to B: 0011
- iv. Click on store
- v. Click SS
- vi. GPR0 becomes c(r)+immed= B: 0111+B: 1111= B: 10110



16. SIR r, immed Subtract Immediate from Register, r = 0..3 r < c(r) - Immed Note: 1. if Immed = 0, does nothing 2. if c(r) = 0, loads r1 with -(Immed) IX and I are ignored in this instruction

### Opcode: 07

i. Load GPR2 with B: 11111


ii. Load MAR with B: 0010 and MBR with B: 0001111000000111

iii. Set PC to B: 0010

iv. Click on store

v. Click SS


vi. GPR2 becomes c(r)- immediate value = B: 11111 - B: 00111 = B: 11000



# 17. MLT rx,ry Multiply Register by Register rx, rx+1 <- c(rx) \* c(ry) rx must be 0 or 2 ry must be 0 or 2


#### Opcode: 20

- i. Load GPR0 with B: 00000001111111010
- ii. Load GPR2 with B: 00000001111111000
- iii. Load MAR with B: 0010 and MBR to B: 0100000010000000
- iv. Set PC to B: 0010
- v. Click on store
- vi. Click SS
- vii. Result is B: 111111010 \* B: 111111000 = B: 1111110010000110000
- viii. First 4 bits are stored in rx which is GPR0, other 4 bits are stored at rx+1 which is GPR1



# 18. DVD rx,ry Divide Register by Register rx, rx+1 <- c(rx)/ c(ry) rx must be 0 or 2 rx contains the quotient; rx+1 contains the remainder ry must be 0 or 2 If c(ry) = 0, set cc(2) to 1 (set DIVZERO flag)

- i. Load GPR0 with B: 1011
- ii. Load GPR2 with B: 0011
- iii. Load MAR with B: 0111 and MBR with B: 0100010010000000
- iv. Set PC to B: 0111
- v. Click on store
- vi. Click SS
- vii. Result for B: 1011/B: 0011 is Quotient: B: 0011 Remainder: B: 0010
- viii. rx that is GPR0 becomes quotient: B: 0011 and rx+1 that is GPR1 becomes remainder: B: 0010



# 19. TRR rx, ry Test the Equality of Register and Register If c(rx) = c(ry), set cc(4) < -1; else, cc(4) < -0


### Opcode: 22

i. Load GPR0 with B: 0111ii. Load GPR1 with B: 0111

iii. Load MAR with B: 0010 and MBR with B: 0100100001000000

iv. Set PC to B: 0010

v. Click store vi. Click SS



# 20. AND rx, ry Logical And of Register and Register c(rx) <- c(rx) AND c(ry)

# Opcode: 23


i. Set GPR0 to B: 1101ii. Set GPR1 to B: 0100

iii. Set MAR to B: 0011 and MBR with B: 0100110001000000

iv. Set PC to B: 0011v. Click on store

vi. Click SS

vii. GPR0 populates with B: 0100



# 21. ORR rx, ry Logical Or of Register and Register c(rx) < -c(rx) OR c(ry)

### Opcode: 24

i. Load GPR0 with B: 1000

ii. Load GPR1 with B: 0100


iii. Load MAR with B: 0111 and MBR with B: 0101000001000000

iv. Set PC to B: 0111

v. Click on store


vi. Click on SS

vii. GPR0 becomes B: 1100



# 22. NOT rx Logical Not of Register To Register C(rx) <- NOT c(rx)


- i. Load GPR0 with B: 1010101010101010
- ii. Load MAR with B: 0010 and MBR with B: 0101010000000000
- iii. Set PC to B: 0010
- iv. Click on store
- v. Click SS
- vi. GPR0 populates to B: 101010101010101



23. SRC r, count, L/R, A/L Shift Register by Count c(r) is shifted left (L/R =1) or right (L/R = 0) either logically (A/L = 1) or arithmetically (A/L = 0) XX, XXX are ignored Count = 0...15 If Count = 0, no shift occurs

#### Opcode: 31

- i. Load GPR1 with B: 0100
- ii. Load MAR with B: 0111 to MBR with B: 0110010100000001
- iii. Set PC to B: 0111
- iv. Click on store and SS
- v. Since L/R and A/L = 0 it will be right Shifted arithmetically
- vi. Result is B: 0010 which is stored in GPR1




24. RRC r, count, L/R, A/L Rotate Register by Count c(r) is rotated left (L/R=1) or right (L/R=0) either logically (A/L=1) XX, XXX is ignored Count = 0...15 If Count = 0, no rotate occurs

- i. Load GPR1 with B: 0100
- ii. Load MAR with B: 0111 and MBR with B: 0110010100000001
- iii. Set PC to B: 0111
- iv. Click on store
- v. Click SS
- vi. GPR1 is rotated by 1 and becomes B: 0010


# **Caching:**

Caching operation will display the recently accessed address and memory in a FIFO manner, it will show up to 16 address - memory pairs.




# **Program 1 Implementation:**


1. Click on 'Reset all' button



2. Insert numbers in 'Keyboard' section, delimited by ","




- 3. Load the program by clicking on program1 button
- 4. Click on run button to execute the program



# PHASE III


# New segment added:

From the UI perspective, a new button (program 2) was added, which on click enables the user to test program 2 implementation.





## **Steps to execute program 2:**

- 1. Click on 'Reset all' button
- 2. Click on 'Program 2 button'.
- 3. Now, provide the input value, this is the value to be searched from the sentence/words provided in the sentence.txt.



4. In the test case, we have used in the program, we have given 'live' as the word, and this word will be looked out in the sentence.txt file to see where it first occurs and returns the position.





### **Traps and Machine faults:**

| OpCode8 | Instruction | Description                     |
|---------|-------------|---------------------------------|
| 0       | HALT        | Stops the machine               |
| 30      | TRAP Code   | Traps to memory address 0,      |
|         |             | which contains the address      |
|         |             | of a table in memory. Stores    |
|         |             | the PC+1 in memory              |
|         |             | location 2. The table can       |
|         |             | have a maximum of 16            |
|         |             | entries representing 16         |
|         |             | routines for user-specified     |
|         |             | instructions stored elsewhere   |
|         |             | in memory. Trap code            |
|         |             | contains an index into the      |
|         |             | table, e.g. it takes values 0 – |
|         |             | 15. When a TRAP                 |
|         |             | instruction is executed, it     |
|         |             | goes to the routine whose       |
|         |             | address is in memory            |
|         |             | location 0, executes those      |
|         |             | instructions, and returns to    |
|         |             | the instruction stored in       |
|         |             | memory location 2. The          |
|         |             | PC+1 of the TRAP                |
|         |             | instruction is stored in        |
|         |             | memory location 2.              |

- 1. In case of TRAP, PC+1 is stored at memory address2 and then the PC loads routine stored at address 0000 and executes all instructions and then set program counter to content of address.
- 2. An erroneous condition in the machine will cause a machine fault. The machine traps to memory address 1, which contains the address of a routine to handle machine faults.

The possible machine faults that are predefined are:

#### ID Fault

- 0 Illegal Memory Address to Reserved Locations MFR set to binary 0001.
- 1 Illegal TRAP code MFR set to binary 0002.
- 2 Illegal Operation Code MFR set to binary 0003.
- 3 Illegal Memory Address beyond 2048 (memory installed) MFR set to binary 0004.

On occurrence of machine fault conditions, MFR field is set to corresponding binary decimal values. 0000 represents no fault.

# PHASE IV

# Floating point/Vector Operations:

In order to implement floating point instructions, we need two float registers FR0 and FR1. The register field in the 16-bit instruction denotes which floating register to use.

The content of float registers is binary value based on the below format:

| S |   | Exponent |   | Mantissa |  |     |
|---|---|----------|---|----------|--|-----|
| 0 | 1 |          | 7 | 8        |  | 1 5 |


In the 16-bit binary, first bit denotes the sign of float value, second 8 bits denotes the exponent value and last 8 bits denotes the mantissa. Using sign, exponent and mantissa the actual float value can be evaluated.

| OpCode | Instruction             | Description  |
|--------|-------------------------|--|
| 33     | FADD fr, x, address[,I] | Floating Add Memory To Register                      |
|        |                         | $c(fr) \leftarrow c(fr) + c(EA)$                     |
|        |                         | $c(fr) \leftarrow c(fr) + c(c(EA))$ , if I bit setfr |
|        |                         | must be 0 or 1.                                      |
|        |                         | OVERFLOW may be set                                  |
| 34     | FSUB fr, x, address[,I] | Floating Subtract Memory From Register               |
|        |                         | $c(fr) \leftarrow c(fr) - c(EA)$                     |
|        |                         | $c(fr) \leftarrow c(fr) - c(c(EA))$ , if I bit setfr |
|        |                         | must be 0 or 1                                       |
|        |                         | UNDERFLOW may be set                                 |

#### **VADD:**

| 035 | VADD fr, x, | Vector Add   |
|-----|-------------|--|
|     | address[,I] | fr contains the length of the vectors  |
|     |             | c(EA) or c(c(EA)), if I bit set, is address of first vector                        |
|     |             | c(EA+1) or c(c(EA+1)), if I bit set, is address of the second vector.              |
|     |             | Let V <sub>1</sub> be vector at address; Let V <sub>2</sub> be vector at address+1 |
|     |             | Then, $V_1[i] = V_1[i] + V_2[i]$ , $i = 1$ , c(fr).                                |


The below diagram sows the implementation of VADD in the simulator.



### **VSUB:**


| 036 | VSUB fr, x, address[,I] | Vector Subtract  |
|-----|-------------------------|--|
|     |                         | fr contains the length of the vectors  |
|     |                         | c(EA) or c(c(EA)), if I bit set is address of first vector                         |
|     |                         | c(EA+1) or c(c(EA+1)), if I bit set is address of the second vector                |
|     |                         | Let V <sub>1</sub> be vector at address; Let V <sub>2</sub> be vector at address+1 |
|     |                         | Then, $V_1[i] = V_1[i] - V_2[i]$ , $i = 1$ , c(fr).                                |

The diagram below shows the implementation of VSUB:



# **Updated UI elements:**


FR0, FR1: Floating point register, for floating point operations.



### **Execution Steps:**

# 1. FADD fr, x, address[,I] Floating Add Memory To Register c(fr) <- c(fr) + c(EA), c(fr) <- c(fr) + c(c(EA)), if I bit set fr must be 0 or 1. OVERFLOW may be set Opcode: 33

- i. Set MAR to B:111 and MBR to B: 0000000000001000.
- ii. Set MAR to B: 1000 and MBR to B: 0110110000000111.
- iii. Press store to store MBR value at MAR address.
- iv. Set PC to B: 1000
- v. Click SS
- vi. The FR0 gets updated with the result.




# 2. FSUB fr, x, address[,I] Floating Subtract Memory From Register c(fr) <- c(fr) - c(EA), c(fr) <- c(fr) - c(c(EA)), if I bit set fr must be 0 or 1. UNDERFLOW may be set

### Opcode: 34

- i. Set MAR to 111 and MBR to 000000000001000 and click Store.
- ii. Set MAR to 1000 and MBR to 0111000000000111 and click

#### Store.

- iii. Set PC to 1000
- iv. Load FR0 with 100
- v. Click SS



#### 3. VADD fr, x, address[,I], Vector Add

fr contains the length of the vectors

c(EA) or c(c(EA)), if I bit set, is address of first vector

c(EA+1) or c(c(EA+1)), if I bit set, is address of the second vector

Let V1 be vector at address; Let V2 be vector at address+1, Then, V1[i] = V1[i]+ V2[i], i = 1, c(fr).

Opcode: 35

i. Set MAR to B:111 and MBR to B:0000000000010100.

ii. Set MAR to B: 1000 and MBR to B: 000000000000101.

iii. Set MAR to B: 1001 and MBR to B: 0000000000000010.

iv. Set MAR to B: 1010 and MBR to B: 0000000000000001.


v. Set MAR to B: 110 and MBR to B: 0111011100000111.

vi. Press store to store MBR value at MAR address.

vii. Set PC to B: 110

viii. Click SS

ix. The memory gets updated with the result.



# 4. VSUB fr, x, address[,I], Vector Subtract fr contains the length of the vectors

c(EA) or c(c(EA)), if I bit set is address of first vector

c(EA+1) or c(c(EA+1)), if I bit set is address of the second vector

Let V1 be vector at address; Let V2 be vector at address+1, Then, V1[i] = V1[i] - V2[i], i = 1, c(fr).

Opcode: 36

i. Set MAR to B:111 and MBR to B:0000000000010100.

ii. Set MAR to B: 1000 and MBR to B: 000000000000101.

iii. Set MAR to B: 1001 and MBR to B: 0000000000000010.

iv. Set MAR to B: 1010 and MBR to B: 0000000000000001.


v. Set MAR to B: 110 and MBR to B: 0111101100000111.

vi. Press store to store MBR value at MAR address.

vii. Set PC to B: 110

viii. Click SS

ix. The memory gets updated with the result.



#### 5. CNVRT r, x, address[,I], Convert to Fixed/FloatingPoint:

If F = 0, convert c(EA) to a fixed-point number and store in r.If F = 1, convert c(EA) to a floating-point number. If F = 1, convert c(EA) to a floating-point number and store in FR0. The r register contains the value of F before the instruction is executed. Opcode: 37

i. Set GPR0 as B: 0001

ii. Set MAR to B:111 and MBR to B: 000000000011111.


iii. Set MAR to B: 1000 and MBR to B: 0111110000000111.

iv. Press store to store MBR value at MAR address.

v. Set PC to B: 1000

vi. Click SS

vii. The FR0 gets updated with the converted value.



# 6. LDFR fr, x, address [,i], Load Floating Register From Memory, fr = 0..1 fr <- c(EA), c(EA+1)

fr <- c(c(EA), c(EA)+1), if I bit set

Opcode: 50

i. Set MAR to B:111 and MBR to B: 0000000000001000).

ii. Set MAR to B: 1000 and MBR to B: 000000000001001.


iii. Set MAR to B: 110 and MBR to B: 101000000000111.

iv. Press store to store MBR value at MAR address.

v. Set PC to B: 110

vi. Click SS

vii. The FR0 gets updated with the value.



# 7. STFR fr, x, address [,i], Store Floating Register To Memory, fr = 0..1 EA, EA+1<-c(fr), c(EA), c(EA)+1<-c(fr), if I-bit set


i. Set MAR to 110 and MBR to B: 1010010000000111.


ii. set FR0 to B: 1010101010101010

iii. set PC to B: 110

 $iv.\ Address\ 111\ becomes\ 101010101010101010$ 

v. Address 1000 becomes 00000000000000000.





FADD Example button: Does exactly as shown in FADD instruction shown above, video attached in zip.

VADD Example button: Does exactly as shown in VADD instruction shown above, video attached in zip.

CNVRT Example button: Does exactly as shown in CNVRT instruction shown above, video attached in zip.