



PHY6256

Bluetooth Low Energy (BLE) System on Chip

Key Feature

- 32-bit Low-power Processor with SWD
- Memory
 - 128/256/512KB SPI nor flash (Optional)
 - 96K ROM
 - 32KB SRAM, all programmable retention in sleep mode
 - 16KB OTP (embedded change pump)
- 19/10 General Purpose I/O Pins
 - All configurable as serial interface and programmable IO MUX function mapping
 - All pins can be configured for wake-up
 - All pins for triggering interrupt
 - 3 Quadrature Decoder (QDEC)
 - 6-channel PWM
 - I2C
 - 2-channel SPI (a master and a slave)
 - 2-channel UART
 - SWD
- 10-channel 12-bit ADC with Low Noise Voice PGA
- 4-channel 32-bit Timer, 1 Watchdog Timer
- Real Timer Counter (RTC)
- Power, Clock and Reset Controller
- Flexible Power Management
 - Operating Voltage range 1.8V to 4.3V
 - Embedded LDOs
 - Battery monitor: support low battery
 - Support lithium battery charging
- Power Consumption
 - 0.7uA@OFF Mode (IO wake up only)
 - 2uA@Sleep Mode with 32KHz RTC
 - Receive Mode: 10mA@3.3V Power Supply
 - Transmit Mode: 10mA (0dBm output power)
- RC Oscillator Hardware Calibrations
 - 32KHz RC osc for RTC with +/-200ppm accuracy
 - 32MHz RC osc for HCLK with 3% accuracy
- High Speed Throughput
 - Support BLE 2Mbps Protocol
 - Support Data Length Extension
 - Throughput up to 1.6Mbps (DLE+2Mbps)
- 2.4 GHz Transceiver
 - Support BLE 5.0 RF PHY 1Mbps/2Mbps
 - Proprietary 500K Protocol Stack
 - FSK with configurable Gaussian filter (configurable modulation index)
 - Sensitivity:
 - 94dBm@BLE 1Mbps data rate
 - 91dBm@BLE 2Mbps data rate
 - Tx power -20 to +6dBm in 3dB steps
 - Single-pin antenna: no RF matching or Rx/Tx switching required
 - RSSI (1dB resolution)
- AES-128 Encryption Hardware
- Operating Temperature: -40°C ~+125 °C
- RoHS Package: SSOP24/TSSOP16

Liability Disclaimer

Phyplus Microelectronics Limited reserves the right to make changes without further notice to the product to improve reliability, function or design. Phyplus Microelectronics Limited does not assume any liability arising out of the application or use of any product or circuits described herein.

Life Support Applications

Phyplus Microelectronics Limited's products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Phyplus Microelectronics Limited customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Phyplus Microelectronics Limited for any damages resulting from such improper use or sale.

Contact Details

For your nearest dealer, please see www.phyplusinc.com.

Information regarding product updates, downloads, and technical support can be accessed through our homepage.

Main Office

Shanghai

3F&4F, Building 23, Lane 676, Wuxing Road, Pudong, Shanghai

Phone: +86 21 5899 0018

Email: info@phyplusinc.com

Shenzhen

Room 1205, No.10 Li Shan Road, Shenzhen China

Revision History

| Date | Version | Description |
|---------|---------|--|
| 2021.12 | 1.0 | First Edition. |
| 2022.6 | 1.0 | Finalize. |
| 2022.8 | 1.0 | 1. Pin Assignments and Functions of TSSOP16 updated. |

Table of Contents

| | | |
|----------|---|-----------|
| 1 | Introduction | 1 |
| 2 | Product Overview | 2 |
| 2.1 | Block Diagram | 2 |
| 2.2 | Pin Assignments and Functions | 3 |
| 2.2.1 | PHY6256 (SSOP24) | 3 |
| 2.2.1.1 | Pin Assignment | 3 |
| 2.2.1.2 | Pin Functions | 3 |
| 2.2.2 | PHY6256 (TSSOP16) | 4 |
| 2.2.2.1 | Pin Assignment | 4 |
| 2.2.2.2 | Pin Functions | 4 |
| 3 | System Block | 6 |
| 3.1 | CPU | 6 |
| 3.2 | Memory | 6 |
| 3.2.1 | ROM | 7 |
| 3.2.2 | SRAM | 8 |
| 3.2.3 | FLASH (Optional) | 8 |
| 3.2.4 | OTP | 8 |
| 3.2.5 | Memory Address Mapping | 8 |
| 3.3 | Boot and Execution Modes | 9 |
| 3.4 | Power, Clock and Reset (PCR) | 9 |
| 3.5 | Power Management (POWER) | 10 |
| 3.6 | Low Power Features | 11 |
| 3.6.1 | Operation and Sleep States | 11 |
| 3.6.1.1 | Normal State | 11 |
| 3.6.1.2 | Clock Gate State | 11 |
| 3.6.1.3 | System Sleep State | 11 |
| 3.6.1.4 | System Off State | 11 |
| 3.6.1.5 | UVLO | 11 |
| 3.6.2 | State Transition | 12 |
| 3.6.2.1 | Entering Clock Gate State and Wake-up | 12 |
| 3.6.2.2 | Entering Sleep/off States and Wake-up | 12 |
| 3.7 | Interrupts | 12 |
| 3.8 | Clock Management | 13 |
| 3.9 | IOMUX | 14 |
| 3.10 | GPIO | 16 |
| 3.10.1 | DC Characteristics | 16 |
| 4 | Peripheral Blocks | 18 |
| 4.1 | 2.4GHz Radio | 18 |
| 4.2 | Timer/Counters (TIMER) | 18 |
| 4.3 | Real Time Counter (RTC) | 18 |
| 4.4 | AES-ECB Encryption (ECB) | 18 |
| 4.5 | Watchdog Timer (WDT) | 18 |
| 4.6 | SPI (SPI0, SPI1 Two Independent Instances) | 19 |
| 4.7 | I2C | 19 |
| 4.8 | UART (UART0, UART1 Two Independent Instances) | 19 |

| | | |
|-----------|--|-----------|
| 4.9 | Pulse Width Modulation (PWM) | 19 |
| 4.10 | Quadrature Decoder (QDEC) | 20 |
| 4.11 | Key Scan (KSCAN) | 20 |
| 4.12 | Analog to Digital Converter (ADC) with Programmable Gain Amplifier (PGA) | 21 |
| 4.12.1 | PGA Path | 21 |
| 4.12.2 | ADC Path | 22 |
| 4.12.3 | ADC Channel <3:0> Connectivity | 23 |
| 5 | Absolute Maximum Ratings | 25 |
| 6 | Operating Conditions | 26 |
| 7 | Radio Transceiver | 27 |
| 7.1 | Radio Current Consumption | 27 |
| 7.2 | Transmitter Specification | 27 |
| 7.3 | Receiver Specification | 27 |
| 7.3.1 | RX BLE 1Mbps GFSK | 27 |
| 7.3.2 | RX BLE 2Mbps GFSK | 28 |
| 7.4 | RSSI Specifications | 28 |
| 8 | Glossary | 29 |
| 9 | Ordering Information | 30 |
| 9.1 | Chip Marking Example | 30 |
| 9.2 | Chip Marking Rule | 30 |
| 9.3 | Order Code | 31 |
| 10 | Package Dimensions | 32 |
| 10.1.1 | SSOP24 | 32 |
| 10.1.2 | TSSOP16 | 32 |
| 11 | Sample Application and Layout Guide | 33 |
| 11.1 | Sample Application | 33 |
| 11.1.1 | SSOP24 | 33 |
| 11.1.2 | TSSOP16 | 33 |
| 11.2 | Layout Guide | 34 |
| 11.2.1 | Placement | 34 |
| 11.2.2 | Bypass Capacitor | 34 |
| 11.2.3 | Layer Definition | 34 |
| 11.2.4 | Reference clock and trace | 34 |
| 11.2.5 | Power line or plane | 35 |
| 11.2.6 | Ground Via | 35 |

1 Introduction

PHY6256 is a System on Chip (SoC) for Bluetooth® low energy applications. It has high-performance low-power 32-bit processor with 32K retention SRAM, 128/256/512KB flash (optional), 96KB ROM, 16KB OTP, and an ultra-low power, high performance, multi-mode radio. Also, PHY6256 can support BLE with security, application and over-the-air download update. Serial peripheral IO and integrated application IP enables customer product to be built with minimum bill-of-material (BOM) cost.

2 Product Overview

2.1 Block Diagram




Figure 1: PHY6256 block diagram

2.2 Pin Assignments and Functions

This section describes the pin assignment and the pin functions for the package types of TSSOP16 and SSOP24.

2.2.1 PHY6256 (SSOP24)

2.2.1.1 Pin Assignment




Figure 2: Pin Assignment – PHY6256 SSOP24 Package

2.2.1.2 Pin Functions

| Pin | Pin name | Description |
|-----|------------|-----------------------------|
| 1 | P31 | GPIO 31 |
| 2 | P32 | GPIO 32 |
| 3 | P33 | GPIO 33 |
| 4 | P34 | GPIO 34 |
| 5 | P0 | GPIO 0 |
| 6 | P2/SWD_IO | GPIO 2/SWD debug data inout |
| 7 | P3/SWD_CLK | GPIO 3/SWD debug clock |
| 8 | P7 | GPIO 7 |
| 9 | P9 | GPIO 9 |
| 10 | P10 | GPIO 10 |
| 11 | P11/AIO_0 | GPIO 11/ADC input 0 |
| 12 | P14/AIO_3 | GPIO 14/ADC input 3 |

| Pin | Pin name | Description |
|-----|-----------|--|
| 13 | P15/AIO_4 | GPIO 15/ADC input 4 |
| 14 | XTAL16M_I | 16MHz crystal input |
| 15 | XTAL16M_O | 16MHz crystal output |
| 16 | P16 | GPIO16 |
| 17 | P17 | GPIO17 |
| 18 | P18/AIO_7 | GPIO 18/ADC input 7/PGA negative input |
| 19 | P20/AIO_9 | GPIO 20/ADC input 9/PGA positive input |
| 20 | VDD3 | 3.3V power supply |
| 21 | VSS | GND |
| 22 | RF | RF antenna |
| 23 | P23/AIO_1 | GPIO 23/ADC input 1 |
| 24 | P24/AIO_2 | GPIO 24/ADC input 2 |

Table 1: Pin Functions of PHY6256 SSOP24 Package

2.2.2 PHY6256 (TSSOP16)

2.2.2.1 Pin Assignment




Figure 3: Pin Assignment – PHY6256 TSSOP16 package

2.2.2.2 Pin Functions

| Pin | Pin name | Description |
|-----|-------------|------------------------------|
| 1 | P02/SWD_IO | GPIO 02/SWD debug data inout |
| 2 | P03/SWD_CLK | GPIO 03/SWD debug clock |
| 3 | P09 | GPIO 09 |
| 4 | P10/SWS | GPIO 10/SWS |
| 5 | P11 | GPIO 11 |
| 6 | VBUS | VBUS |
| 7 | Vbat | Vbat |
| 8 | P15/AIO_4 | GPIO 15/ADC input 4 |

| Pin | Pin name | Description |
|-----|---------------------|--|
| 9 | P16/XTAL32K_I | GPIO 16/ADC input 5/32.768KHz crystal input |
| 10 | P18/AIO_7/XTAL32K_O | GPIO 18/ADC input 7/32.768KHz crystal output |
| 11 | P20/AIO_9 | GPIO 20/ADC input 9 |
| 12 | XTAL16M_O | 16MHz crystal output |
| 13 | XTAL16M_I | 16MHz crystal input |
| 14 | VDD3 | 3.3V power supply |
| 15 | VSS | GND |
| 16 | RF | RF antenna |

Table 2: Pin Functions of PHY6256 TSSOP16 package

3 System Block

The system block diagram of PHY6256 is shown in **Figure 1**.

3.1 CPU

The PHY6256 has a low power CPU. The CPU, memories, and all peripherals are connected by AMBA bus matrix.

The CPU will play controller role in BLE modem and run all user applications.

3.2 Memory

PHY6256 has total 96KB ROM, 32KB SRAM, 128/256/512KB FLASH (optional) and 16KB OTP. The physical address space of these memories is shown in **Figure 4**.




Figure 4: PHY6256 memory space

3.2.1 ROM

PHY6256 has 1 ROM.

| | SIZE | CONTENT |
|-----|------|---|
| ROM | 96KB | Boot ROM. Protocol stack. Common peripheral drivers. ATE AT command. |

Table 3: List of ROM

3.2.2 SRAM

PHY6256 has 1 SRAM blocks. The SRAM block have retention capability, which can be configured individually. Normal operating voltage is 1.2V, and the voltage is adjustable at retention. The SRAM block can be used to store program or data.

| | SIZE | CONTENT |
|-------|------|---------|
| SRAM0 | 32KB | |

Table 4: List of SRAM

3.2.3 FLASH (Optional)

The size of FLASH can be 128/256/512KB. Supports single-wire and 2-wire reading, 2 wire reading mode by default.

3.2.4 OTP

The OTP is an antifuse based technology, which is capable for security code storage. This IP programming voltage is generated from an internal charge pump. The main memory is organized as 4,096 by 32 bits. The OTP cell design will provide a low-cost logic process OTP approach compared with alternative approaches. The OTP is programmed by 1.2V, 3.3V power supply.

3.2.5 Memory Address Mapping

| Name | Size (KB) | Master | Physical Address |
|----------------|-----------|--------|--|
| ROM | 96K | MCU | 1000_0000~1001_7FFF |
| RAM | 32K | MCU | 1FFF_0000~1FFF_7FFF |
| OTP | 16K | MCU | 1FFF_8000~1FFF_BFFF |
| RAM_BB | 1K | MCU | |
| FLASH (Option) | 512 | MCU | 1100_0000~1107_FFFF 6000_0000~6010_FFFF |

Table 5: Memory address mapping

3.3 Boot and Execution Modes

Only in CP Chip form, the chip enters CP boot mode after power on. ROM is then aliased to the 0x0 address and the chip program starts from ROM.

Boot




Figure 5: PHY6256 boot mode

3.4 Power, Clock and Reset (PCR)




Figure 6: PHY6256 power, clock and reset

3.5 Power Management (POWER)

The power management system is highly flexible with functional blocks such as the CPU, radio transceiver, and peripherals saving separate power state control in addition to the System Sleep mode and OFF modes. When in System Normal mode, all functional blocks will independently be turned on depending on needed application functionality.




Figure 7: Power system

The following diagram is Normal, Sleep and Off mode. Switches are optional depending on user's request.

| # | Switch | Normal | Sleep | Off |
|---|---------|--------|----------|-----|
| 1 | RC32M | On | Off | Off |
| 2 | RC32K | On | Optional | Off |
| 3 | bandgap | On | Off | Off |
| 4 | LC-LDO | On | on | Off |
| 5 | DIG-LDO | On | Off | Off |
| 6 | RTC | On | Optional | Off |

Table 6: Flash Switches of different power modes

3.6 Low Power Features

3.6.1 Operation and Sleep States

3.6.1.1 Normal State

3.6.1.2 Clock Gate State

The CPU executes WFI/WFE to enter clock gate state. After wake-up from clock-gate state, the CPU continues to execute the program from where it stopped. The wake-up sources includes interrupts and events. The wake-up sources are configured by the software according to applications.

3.6.1.3 System Sleep State

The wake-up sources include:

- IO
- RTC
- RESET
- UVLO reset

3.6.1.4 System Off State

The wake-up sources include:

- IOs
- RESET
- UVLO reset

3.6.1.5 UVLO




Figure 8: UVLO reset

$VDD > V_{TH_h}$, release reset; $VDD < V_{TH_l}$, enter reset.

| VDD | Min. | TYP | Max. | Unit |
|-------------|------|------|------|------|
| V_{TH_h} | 1.7 | 1.74 | 1.78 | V |
| V_{TH_l} | 1.63 | 1.66 | 1.69 | V |

Table 7: UVLO

If power supply VDD rises more than 0.6V within 100us, power monitor will trigger a whole chip reset event.

3.6.2 State Transition

3.6.2.1 Entering Clock Gate State and Wake-up

CPU executes WFI/WFE.

3.6.2.2 Entering Sleep/off States and Wake-up

The PM registers identify whether the CPU is in mirror mode or FLASH mode before sleep or off, and record the remap and vectors. The CPU configures the corresponding PM registers to put the chip into sleep mode. After wake-up, the chip enters boot mode to execute boot code in the ROM. The ROM code checks the mode before sleep/off and the remap information, perform corresponding configurations, and starts to execute the program.

3.7 Interrupts

| Interrupt Name | MCU Interrupt Number |
|----------------|----------------------|
| | 0 |
| | 1 |
| | 2 |
| otp_irq | 3 |
| bb_irq | 4 |
| kscan_irq | 5 |
| rtc_irq | 6 |
| | 9 |
| wdt_irq | 10 |
| uart0_irq | 11 |
| i2c_irq | 12 |
| | 13 |
| spi0_irq | 14 |
| spi1_irq | 15 |
| gpio_irq | 16 |
| uart1_irq | 17 |
| spif_irq | 18 |
| | 19 |
| timer_irq[1] | 20 |
| timer_irq[2] | 21 |
| timer_irq[3] | 22 |
| timer_irq[4] | 23 |
| | 24 |
| | 25 |
| | 26 |
| | 27 |
| aes_irq | 28 |
| adcc_irq | 29 |
| qdec_irq | 30 |

| Interrupt Name | MCU Interrupt Number |
|----------------|----------------------|
| Hclk_mux_done | 31 |

Table 8: Interrupts

3.8 Clock Management




Figure 9: Clock management

There is only one crystal clock sources: 16MHz crystal oscillator (XT16M). There are also two on chip RC oscillators: 32MHz RC oscillator (RC32M) and 32kHz RC oscillator (RC32k), both of which can be calibrated with respect to 16MHz crystal oscillator. At initial power up or wake up before XT16M oscillator starts up, RC32M is used as the main clock. An on-chip DLL generates higher frequency clocks such as 32/48/64/96MHz.




Figure 10: Clock structure diagram

3.9 IOMUX

The IOMUX provides a flexible I/O configuration, as the ports of most of the peripherals can be configured and mapped to any of the physical I/O pads (I/O at die boundary). These peripheral modules include I2C, UART0-1, PWM 0-5, SPI 0-1, Quadrature Decoder etc. However, for other specific purpose peripherals, their IOs mappings are fixed when they are enabled. These specific purpose peripherals include JTAG, analog_ios, GPIOs and key scan.

Figure 11 below shows the IOMUX functional diagram.




Figure 11: IOMUX structure diagram

There are 19/10 configurable pads. The table below shows the mapping of the peripheral IOs that can be mapped through IOMUX. These include I2C, UART, PWM 0-5, SPI 0-1, Quadrature Decoder and 1.28MHz clock.

On the other hand, there are also special purpose peripherals, whose IOs are fixed to certain physical pads, when these peripheral functions are enabled. These special purpose peripherals include: JTAG, analog I/Os (ADC inputs), GPIO, and key scan. When they are enabled, their IOs are mapped to physical pads according to the following table.

| # | PHY6256 | | | Name |
|----|----------|------------|--------------|------------|
| 0 | GPIO_P00 | GPIO | | mk_in[0] |
| 1 | GPIO_P02 | SWD_IO | | mk_in[1] |
| 2 | GPIO_P03 | SWD_CLK | | mk_out[1] |
| 3 | GPIO_P07 | GPIO | | mk_in[2] |
| 4 | GPIO_P09 | GPIO | | mk_out[4] |
| 5 | GPIO_P10 | GPIO | | mk_in[4] |
| 6 | GPIO_P11 | GPIO | analog_io[0] | mk_out[10] |
| 7 | GPIO_P14 | GPIO | analog_io[3] | |
| 8 | GPIO_P15 | GPIO | analog_io[4] | |
| 9 | GPIO_P16 | XTALI(ANA) | analog_io[5] | mk_out[2] |
| 10 | GPIO_P17 | XTALO(ANA) | analog_io[6] | mk_out[9] |
| 11 | GPIO_P18 | GPIO | analog_io[7] | mk_in[5] |
| 12 | GPIO_P20 | GPIO | analog_io[9] | mk_out[5] |
| 13 | GPIO_P23 | GPIO | analog_io[1] | mk_in[6] |
| 14 | GPIO_P24 | GPIO | | mk_out[3] |
| 15 | GPIO_P31 | GPIO | | mk_out[7] |
| 16 | GPIO_P32 | GPIO | | mk_in[7] |
| 17 | GPIO_P33 | GPIO | | mk_out[6] |
| 18 | GPIO_P34 | GPIO | | mk_in[8] |
| 19 | GPIO_P37 | GPIO | | |

Table 9: Peripheral IO Mapped Through IOMUX (special purpose)

3.10 GPIO

The General Purpose I/Os are a type of peripheral that can be mapped to physical I/O pads and programmed by software. The flexible GPIO are organized as PORT. The Port has bi-direction 30-bit lines, e.g., GPIO_PORT [28:0]. With default setting, physical pads: all pads are connected to the Port. When all GPIOs are enabled, as described in the IOMUX table in IOMUX section.

All Port pins can be configured as bi-directional serial interface, by selecting as input or output direction, and their corresponding data can be either read from or written to registers. All pins support wake-up and debounce function, and all Port pins support interrupt.

Each GPIO pins can be pulled up to VDD3 or pulled down to ground by adding pull up or pull down resistors to have default functions/states.

For more detailed info, please refer to “PHY62xx GPIO Application Notes”, in software SDK document folder.

| # | PHY6256 | Default Mode | | Default IN_OUT | | Pull up/dn | | IRQ | Wakeup |
|----|----------|--------------|---------|----------------|------|------------|----------|-----|--------|
| | | Burning | Boot | Burning | Boot | Burning | Boot | | |
| 0 | GPIO_P00 | GPIO | GPIO | IN | IN | Floating | Floating | √ | √ |
| 1 | GPIO_P02 | GPIO | GPIO | IN | IN | Floating | Floating | √ | √ |
| 2 | GPIO_P03 | SWDIO | SWDIO | IN | IN | Floating | Floating | √ | √ |
| 3 | GPIO_P07 | SWDCLK | SWDCLK | IN | IN | Pull dn | Pull dn | √ | √ |
| 4 | GPIO_P09 | UART_Tx | GPIO | OUT | IN | Pull up | Floating | √ | √ |
| 5 | GPIO_P10 | UART_Rx | UART_Rx | IN | IN | Floating | Floating | √ | √ |
| 6 | GPIO_P11 | GPIO | GPIO | IN | IN | Floating | Floating | √ | √ |
| 7 | GPIO_P14 | GPIO | GPIO | IN | IN | Pull dn | Pull dn | √ | √ |
| 8 | GPIO_P15 | GPIO | GPIO | IN | IN | Floating | Floating | √ | √ |
| 9 | GPIO_P16 | XTALI(ANA) | | IN | IN | Floating | Floating | √ | √ |
| 10 | GPIO_P17 | XTALO(ANA) | | IN | IN | Floating | Floating | √ | √ |
| 11 | GPIO_P18 | GPIO | GPIO | IN | IN | Floating | Floating | √ | √ |
| 12 | GPIO_P20 | GPIO | GPIO | IN | IN | Floating | Floating | √ | √ |
| 13 | GPIO_P23 | GPIO | GPIO | IN | IN | Floating | Floating | √ | √ |
| 14 | GPIO_P24 | GPIO | GPIO | IN | IN | Floating | Floating | √ | √ |
| 15 | GPIO_P31 | GPIO | GPIO | IN | IN | Floating | Floating | √ | √ |
| 16 | GPIO_P32 | GPIO | GPIO | IN | IN | Floating | Floating | √ | √ |
| 17 | GPIO_P33 | GPIO | GPIO | IN | IN | Floating | Floating | √ | √ |
| 18 | GPIO_P34 | GPIO | GPIO | IN | IN | Floating | Floating | √ | √ |
| 19 | GPIO_P37 | GPIO | GPIO | IN | IN | Floating | Floating | √ | √ |

Table 10: PHY6256 GPIO Application Notes

3.10.1 DC Characteristics

TA=25°C, VDD=3 V

| PARAMETER | TEST CONDITIONS | Min. | TYP | Max. | Unit |
|-----------------------|------------------|------|-----|------|------|
| Logic-0 input voltage | | | | 0.5 | V |
| Logic-1 input voltage | | 2.4 | | | V |
| Logic-0 input current | Input equals 0 V | -50 | | 50 | nA |
| Logic-1 input current | Input equals VDD | -50 | | 50 | nA |

| PARAMETER | TEST CONDITIONS | Min. | TYP | Max. | Unit |
|------------------------------------|-------------------|------|-----|------|------|
| Logic-0 output voltage, 10-mA pins | Output load 10 mA | | | 0.5 | V |
| Logic-1 output voltage, 10-mA pins | Output load 10 mA | 2.5 | | | V |

Table 11: DC Characteristics

4 Peripheral Blocks

4.1 2.4GHz Radio

The 2.4 GHz RF transceiver is designed to operate in the worldwide ISM frequency band at 2.4 to 2.4835 GHz. Radio modulation modes and configurable packet structure make the transceiver interoperable with *Bluetooth*® low energy (BLE) protocol implementations.

- General modulation format
 - FSK (configurable modulation index) with configurable Gaussian Filter Shaping
 - On-air data rates
 - 1Mbps/2Mbps
- Transmitter with programmable output power of -20dBm to +6dBm, in 3dB steps
- RSSI function (1 dB resolution, ± 2 dB accuracy)
- Receiver sensitivity
 - -94dBm@1Mbps BLE
 - -91dBm@2Mbps BLE
- Embedded RF balun
- Integrated frac-N synthesizer with phase modulation

4.2 Timer/Counters (TIMER)

The implementation can include a 32-bit SysTick system timer, that extends the functionality of both the processor and the NVIC. When present, the NVIC part of the extension provides:

- A 32-bit system timer (SysTick)
- Additional configurable priority SysTick interrupt.

General purpose timers are included in the design. With the input clock running at 4Mhz.

4.3 Real Time Counter (RTC)

The Real Time Counter (RTC) module provides a generic, low power timer on the low-frequency clock source (LFCLK). The RTC features a 24-bit COUNTER, 12-bit (1/X) prescaler, capture/compare registers, and a tick event generator for low power, tickless RTOS implementation.

4.4 AES-ECB Encryption (ECB)

The ECB encryption block supports 128-bit AES encryption. It can be used for a range of cryptographic functions like hash generation, digital signatures, and keystream generation for data encryption/decryption.

4.5 Watchdog Timer (WDT)

A count down watchdog timer using the low-frequency clock source (LFCLK) offers configurable and robust protection against application lock-up. The watchdog can be paused during long CPU sleep

periods for low power applications and when the debugger has halted the CPU.

4.6 SPI (SPI0, SPI1 Two Independent Instances)

The SPI interface supports 3 serial synchronous protocols which are SPI, SSP and Microwire serial protocols. SPI0 is master, SPI1 is slave.

4.7 I2C

This I2C block support 100Khz, and 400Khz modes. It also supports 7-bit address and 10-bit address. It has built-in configurable spike suppression function for both lines.

4.8 UART (UART0, UART1 Two Independent Instances)

The Universal Asynchronous Receiver/Transmitter offers fast, full-duplex, asynchronous serial communication with built-in flow control (CTS, RTS) support in HW up to 1Mbps baud. Parity checking and generation for the 9th data bit are supported.

The GPIOs used for each UART interface line can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pin out and enables efficient use of board space and signal routing.

4.9 Pulse Width Modulation (PWM)

PHY6256 supports 6 channels of Pulse Width Modulation (PWM) outputs. PWM outputs generate waveforms with variable duty cycle or pulse width programmed by registers. And each of the 6 PWM outputs can be individually programmed. Their duty cycles are controlled by programming individual counters associated with each channel.

The master clock is 16MHz. For each PWM outputs, first there is a prescaler (pre-divider) with division ratio of 2 to 128 (only 2^N division ratios are supported), followed by another 16bit counter with programmable max count, denoted as `top_count`. When the 16bit counter counts from 0 to `top_count`, it resets back to 0. So the frequency of the PWM is given by:

$$\text{Freq_PWM} = 16\text{MHz} / (\text{N_prescaler} * \text{N_top_count});$$

A threshold counter number can be programmed, when the 16bit counter reaches the threshold, PWM output toggles. So the duty cycle is:

$$\text{Duty_cycle_PWM} = \text{N_threshold} / \text{N_top_count};$$

The polarity of the PWM can also be programmed, which indicates output 1 or 0 when counter is below/above the threshold. A PWM waveform vs counter values are illustrated in the following **Figure 12**, where the polarity is positive. Also in this case the counter ramps up and then resets, we call it “up mode”.

There is also a “up and down mode”, where the counter ramps up to `count_top` and then ramps down, instead of reset.

As discussed above, the key register bits for one PWM channel are: 16bit `top_count`, 16bit threshold count, 3bit prescaler count, PWM polarity, PWM mode (up or up/down), PWM enable, and PWM load enable (load new settings). All 6 PWM channels can be individually programmed by registers with addresses from

0x4000_E004 to 0x4000_E044. In addition, one should enable registers 0x4000_E000<0><4> to allow all PWM channels can be programmed. For details please refer to documents of PHY62xx register tables.




Figure 12: PWM operation

4.10 Quadrature Decoder (QDEC)

The quadrature decoder provides buffered decoding of quadrature-encoded sensor signals with input debounce filters. It is suitable for mechanical and optical sensors. The sample period and accumulation are configurable to match application requirements. The quadrature decoder has three-axis capability and index channel support. It can be programmed as 4x/2x/1x count mode.

4.11 Key Scan (KSCAN)

Keyscan supports key matrix with upto 16 rows by 18 columns. Each individual rows or columns can be enabled or disabled through register settings. GPIO pins can be configured to be used for key scan. A few key scan Parameters can be set through registers, including polarity (low or high indicating key pressed); support multi-key-press or only single-key-press; de-bounce time (the time duration a key press is deemed valid) from 0 to 128ms with 255us step.

A valid key press can trigger an interrupt when keyscan interrupt is enabled. After a keyscan interrupt is serviced, writing 1 to the interrupt state register bit can clear the state bit.

The keyscan has a manual mode and an auto mode. For manual mode, when a keyscan interrupt is received, it is up to the MCU/software to scan the keyscan output pins and check the input pins, to determine which keys have been pressed. Manual mode is relatively slow and needs CPU to process. On the contrary, in auto mode keyscan will automatically scan the output/input pins, and store the

row/column info corresponding to the key pressed into read only registers, then trigger an interrupt for software to retrieve key press information.

4.12 Analog to Digital Converter (ADC) with Programmable Gain Amplifier (PGA)

The 12bit SAR ADC has total 10 inputs. Among them, there are two for PGA inputs, and two differential inputs for the on-chip temperature sensor. The other six inputs can be programmed to 4 pair differential inputs or six single-ended inputs. There is a manual mode with which the ADC can be configured to convert a specific input in single-ended or differential and with a specific ADC clock rate. There is also an auto sweep mode, namely all enabled input channels can be swept automatically in order by the ADC and the converted data will be stored at corresponding memory locations.




Figure 13: ADC

4.12.1 PGA Path

The PGA provides 42dB gain range from 0dB to 42dB in 3dB steps.




Figure 14: PGA path

| pga_gain1<0> | Stage1 gain (v/v) | pga_gain2<2> | pga_gain2<1> | pga_gain2<0> | Stage2 gain (v/v) |
|--------------|----------------------|--------------|--------------|--------------|----------------------|
| 0 | 5 | 0 | 0 | 0 | 37/4 |
| 1 | 15 | 0 | 0 | 1 | 36/5 |
| | | 0 | 1 | 0 | 35/6 |
| | | 0 | 1 | 1 | 34/7 |
| | | 1 | 0 | 0 | 33/8 |
| | | 1 | 0 | 1 | 32/9 |
| | | 1 | 1 | 0 | 31/10 |
| | | 1 | 1 | 1 | 30/11 |

Table 12: PGA gain

Set PGA_SEenable to “1”, PGA will be set to Single-ended mode by pulling the PGA into its Common-mode voltage.

4.12.2 ADC Path

By default the ADC is configured in manual mode. In this mode, the ADC clock rate can be configured to 80k/160k/320k sample per second. Select the pair of inputs and configure it to differential or singled-ended (positive or negative). By default it is differential. After enabling, the ADC will take samples with the configured clock rate and store the data to a channel dependent memory location. For each channel a memory size of 128Byte is allocated, when it is full an interrupt bit will be flagged. Each sample of 12bits takes 2 Byte memory space.

ADC can also be configured into auto channel sweep mode by setting the “adc_ctrl_override” bit to 0, with which the enabled channels will be sampled in the configured order automatically. The ten ADC input channels can be configured by programming their corresponding registers. Their configurations include sampling time, enable/disable, differential/single-ended, and continuous sampling/single-shot, based on the following register table. The sampled data is stored in the corresponding memory locations as in manual mode.

Base address: 0x4000_F000

| 0x6C | ADC_CTL0 | Register Description |
|---------|--|---|
| [31:16] | auto mode config temp sense, differntial inputs | channel config: [3:0] sample time, for max rate 320k: 2T to 62T, step 4T; for max rate 256k, 3T to 63T, step 4T, T is period of 1.28MHz; [4] channel enable; [5] differential 1 or single-ended 0; [6] continuous 0 or one shot 1. For auto channel sweep mode only |
| [15:0] | auto mode config PGA inputs, differential inputs | channel config: [3:0] sample time, for max rate 320k: 2T to 62T, step 4T; for max rate 256k, 3T to 63T, step 4T, T is period of 1.28MHz; [4] channel enable; [5] differential 1 or single-ended 0; [6] continuous 0 or one shot 1. For auto channel sweep mode only |

| 0x70 | ADC_CTL1 | Register Description |
|---------|---|---|
| [31:16] | auto mode config input A, negative | channel config: [3:0] sample time, for max rate 320k: 2T to 62T, step 4T; for max rate 256k, 3T to 63T, step 4T, T is period of 1.28MHz; [4] channel enable; [5] differential 1 or single-ended 0; [6] continuous 0 or one shot 1. For auto channel sweep mode only |
| [15:0] | auto mode config input A positive or differential | channel config: [3:0] sample time, for max rate 320k: 2T to 62T, step 4T; for max rate 256k, 3T to 63T, step 4T, T is period of 1.28MHz; [4] channel enable; [5] differential 1 or single-ended 0; [6] continuous 0 or one shot 1. For auto channel sweep mode only |
| 0x74 | ADC_CTL2 | Register Description |
| [31:16] | auto mode config input B, negative | channel config: [3:0] sample time, for max rate 320k: 2T to 62T, step 4T; for max rate 256k, 3T to 63T, step 4T, T is period of 1.28MHz; [4] channel enable; [5] differential 1 or single-ended 0; [6] continuous 0 or one shot 1. For auto channel sweep mode only |
| [15:0] | auto mode config input B positive or differential | channel config: [3:0] sample time, for max rate 320k: 2T to 62T, step 4T; for max rate 256k, 3T to 63T, step 4T, T is period of 1.28MHz; [4] channel enable; [5] differential 1 or single-ended 0; [6] continuous 0 or one shot 1. For auto channel sweep mode only |
| 0x78 | ADC_CTL3 | Register Description |
| [31:16] | auto mode config input C, negative | channel config: [3:0] sample time, for max rate 320k: 2T to 62T, step 4T; for max rate 256k, 3T to 63T, step 4T, T is period of 1.28MHz; [4] channel enable; [5] differential 1 or single-ended 0; [6] continuous 0 or one shot 1. For auto channel sweep mode only |
| [15:0] | auto mode config input C positive or differential | channel config: [3:0] sample time, for max rate 320k: 2T to 62T, step 4T; for max rate 256k, 3T to 63T, step 4T, T is period of 1.28MHz; [4] channel enable; [5] differential 1 or single-ended 0; [6] continuous 0 or one shot 1. For auto channel sweep mode only |

Table 13: ADC channel configurations

4.12.3 ADC Channel <3:0> Connectivity

| ADC | Hardwired | Single | differential | note |
|--------|-----------|--------|------------------|------|
| aio<0> | gpio<11> | ✓ | Input B negative | |

| ADC | Hardwired | Single | differential | note |
|--------|-----------|--------|------------------|---------------------------------|
| aio<1> | gpio<23> | ✓ | Input B positive | micphone bias reference voltage |
| aio<2> | gpio<24> | ✓ | Input C negative | |
| aio<3> | gpio<14> | ✓ | Input C positive | |
| aio<4> | gpio<15> | ✓ | Input D negative | micphone bias |
| aio<5> | gpio<16> | | | 32K XTAL input |
| aio<6> | gpio<17> | | | 32K XTAL output |
| aio<7> | gpio<18> | | Input A positive | pga in+ |
| aio<8> | gpio<25> | | Input A negative | |
| aio<9> | gpio<20> | ✓ | Input D positive | pga in- |

Table 14: ADC channel connectivity

Aio<9:7,4:0> can be selected through an analog Mux by programming aio_pass<7:0> and aio_attn<7:0>. For example, register 0x4000_F020<8><0> set to 01, then Aio<0> is connected to ADC input B negative.

| 0x4000_F020 | | Register Description |
|-------------|------------------|---|
| | | attn[7:0]. analogIO control for {aio<9>, aio<8>, aio<7>, aio<4>, aio<3>, aio<2>, aio<1>, aio<0>}. {attn[x], pass[x]}: |
| [15 : 8] | Attenuation ctrl | 00 switch off 01 pass through 10 attenuate to 1/4 11 NC |
| | | pass[7:0]. analogIO control for {aio<9>, aio<8>, aio<7>, aio<4>, aio<3>, aio<2>, aio<1>, aio<0>}. {attn[x], pass[x]}: |
| | | 00 switch off 01 pass through 10 attenuate to 1/4 11 NC |
| | | note: analog IO sharing |
| [7 : 0] | pass ctrl | gpio<11>/aio<0> gpio<23>/aio<1>/micphone bias reference voltage gpio<24>/aio<2> gpio<14>/aio<3> gpio<15>/aio<4>/micphone bias gpio<16>/aio<5>/32K XTAL input gpio<17>/aio<6>/32K XTAL output gpio<18>/aio<7>/pga in+ gpio<25>/aio<8> gpio<20>/aio<9>/pga in- |

Table 15: analog Mux

5 Absolute Maximum Ratings

Maximum ratings are the extreme limits to which PHY6256 can be exposed without permanently damaging it. Exposure to absolute maximum ratings for prolonged periods of time may affect the reliability of the PHY6256. **Table 18** specifies the absolute maximum ratings for PHY6256.

| Symbol | Parameter | Min. | Max. | Unit |
|--|--|------|-------------------|--------------------|
| Supply voltages | | | | |
| VDD3 | | -0.3 | +3.6 | V |
| Vbus | | -0.3 | +5.5 | V |
| Vbat | | -0.3 | +5.5 | V |
| DEC | | | 1.32 | V |
| VSS | | | 0 | V |
| I/O pin voltage | | | | |
| VIO | | -0.3 | VDD + 0.3 | V |
| Environmental | | | | |
| Storage temperature | | -40 | +125 | °C |
| MSL | Moisture Sensitivity Level | | 3 | |
| ESD HBM | Human Body Model Class 2 | | 2 | kV |
| ESD CDMQF | Charged Device Model (SSOP24, TSSOP16 package) | | 500 | V |
| Flash memory | | | | |
| Endurance | | | 100 000 | write/erase cycles |
| Retention | | | 10 years at 40 °C | |
| Number of times an address can be written between erase cycles | | | 2 | times |

Table 16: Absolute maximum ratings



6 Operating Conditions

The operating conditions are the physical Parameters that PHY6256 can operate within as defined in **Table 17**.

| Symbol | Parameter | Min. | Typ. | Max. | Units |
|--------|---------------------------------|------|------|------|-------|
| VDD3 | Supply voltage, normal mode | 1.8 | 3 | 3.6 | V |
| Vbus | Supply voltage | 4.5 | 5 | 5.5 | V |
| Vbat | Supply voltage | 3.2 | 3.7 | 4.3 | V |
| tr_VDD | Supply rise time (0 V to 1.8 V) | | | 100 | ms |
| TA | Operating temperature | -40 | 27 | 125 | °C |

Table 17: Operating conditions

7 Radio Transceiver

7.1 Radio Current Consumption

| Parameter | Description | MIN | TYP | MAX | UNIT |
|-----------------|-------------|-----|-----|-----|------|
| Tx only at 0dBm | @3V | | 10 | | mA |
| Rx Only | @3V | | 10 | | mA |

Table 18: Radio current consumption

7.2 Transmitter Specification

| Parameter | Description | MIN | TYP | MAX | UNIT |
|---------------------|--|-----|------|-----|------|
| RF Max Output Power | | | 6 | | dBm |
| RF Min Output Power | | | -20 | | dBm |
| OBW for BLE 1Mbps | 20dB occupy-bandwidth for BLE modulation 1Mbps | | 1100 | | KHz |
| OBW for BLE 2Mbps | 20dB occupy-bandwidth for BLE modulation 2Mbps | | 2300 | | KHz |
| FDEV for BLE 1Mbps | Frequency deviation for GFSK modulation 1Mbps | 160 | | 250 | KHz |
| FDEV for BLE 2Mbps | Frequency deviation for GFSK modulation 2Mbps | 320 | | 500 | KHz |

Table 19: Transmitter specification

7.3 Receiver Specification

7.3.1 RX BLE 1Mbps GFSK

| Parameter | Description | MIN | TYP | MAX | UNIT |
|-----------------------------|---|-----|-----|-----|--------|
| Rx Sensitivity | Sensitivity test 1Mbps BLE ideal transmitter, 37 Byte BER=1E-3 | | -94 | | dBm |
| co-channel rejection | modulated interferer in channel, 37 Byte BER=1E-3 | | -6 | | I/C dB |
| Selectivity +/-1MHz | Wanted signal at -67dBm, modulated interferer at +/- 1MHz, 37 Byte BER=1E-3 | | 7 | | I/C dB |
| Selectivity +/-2MHz | Wanted signal at -67dBm, modulated interferer at +/- 2MHz, 37 Byte BER=1E-3 | | 45 | | I/C dB |
| Selectivity +/-3MHz | Wanted signal at -67dBm, modulated interferer at +/- 3MHz, 37 Byte BER=1E-3 | | 50 | | I/C dB |
| Selectivity +/-4MHz | Wanted signal at -67dBm, modulated interferer at +/- 4MHz, 37 Byte BER=1E-3 | | 50 | | I/C dB |
| Selectivity +/-5MHz or More | Wanted signal at -67dBm, modulated interferer at >= +/- 5MHz, 37 Byte BER=1E-3 | | 55 | | I/C dB |
| Selectivity Imag frequency | Wanted signal at -67dBm, modulated interferer at imagefrequency, 37 Byte BER=1E-3 | | 22 | | I/C dB |

| Parameter | Description | MIN | TYP | MAX | UNIT |
|------------------------------------|---|-----|---------|-----|------|
| Intermodulation | Wanted signal at 2402MHz, -64dBm, Two interferers at 2405 and 2408 MHz respectively, at the given power level, 37 Byte BER=1E-3 | | -20 | | dBm |
| Carrier Frequency Offset Tolerance | | | +/- 350 | | KHz |
| Sample Clock Offset Tolerance | | | +/- 120 | | ppm |

Table 20: RX BLE 1Mbps GFSK

7.3.2 RX BLE 2Mbps GFSK

| Parameter | Description | MIN | TYP | MAX | UNIT |
|------------------------------------|---|-----|---------|-----|--------|
| Rx Sensitivity | Sensitivity test 2Mbps BLE ideal transmitter, 37 Byte BER=1E-3 | | -91 | | dBm |
| co-channel rejection | modulated interferer in channel, 37 Byte BER=1E-3 | -6 | | | I/C dB |
| Selectivity +/-1MHz | Wanted signal at -67dBm, modulated interferer at +/- 1MHz, 37 Byte BER=1E-3 | -5 | | | I/C dB |
| Selectivity +/-2MHz | Wanted signal at -67dBm, modulated interferer at +/- 2MHz, 37 Byte BER=1E-3 | 9 | | | I/C dB |
| Selectivity +/-3MHz | Wanted signal at -67dBm, modulated interferer at +/- 3MHz, 37 Byte BER=1E-3 | 30 | | | I/C dB |
| Selectivity +/-4MHz | Wanted signal at -67dBm, modulated interferer at +/- 4MHz, 37 Byte BER=1E-3 | 40 | | | I/C dB |
| Selectivity +/-5MHz or More | Wanted signal at -67dBm, modulated interferer at >= +/- 5MHz, 37 Byte BER=1E-3 | 55 | | | I/C dB |
| Selectivity Imag frequency | Wanted signal at -67dBm, modulated interferer at imagefrequency, 37 Byte BER=1E-3 | 22 | | | I/C dB |
| Intermodulation | Wanted signal at 2402MHz, -64dBm, Two interferers at 2405 and 2408 MHz respectively, at the given power level, 37 Byte BER=1E-3 | | -20 | | dBm |
| Carrier Frequency Offset Tolerance | | | +/- 350 | | KHz |
| Sample Clock Offset Tolerance | | | +/- 120 | | ppm |

Table 21: RX BLE 2Mbps GFSK

7.4 RSSI Specifications

| Parameter | Description | MIN | TYP | MAX | UNIT |
|--------------------|---|-----|------|-----|------|
| RSSI Dynamic Range | | | 70 | | dB |
| RSSI Accuracy | RSSI Accuracy Valid in range -100 to -30dBm | | +/-2 | | dB |
| RSSI Resolution | Totally 7bit, from 0 to 127 | | 1 | | dB |
| RSSI Period | | | 8 | | us |

Table 22: RSSI specifications

8 Glossary

| Term | Description |
|---------|--|
| AHB | Advanced High-performance Bus |
| AHB-AP | DAP AHB Port for debug component access thru AHB bus |
| AMBA | Advanced Microcontroller Bus Architecture |
| AON | Always-on power domain |
| APB | Advanced Peripheral Bus |
| APB-AP | DAP APB Port for debug component access thru APB bus |
| BROM | Boot ROM |
| DAP | Debug Access Port |
| ETM | Embedded trace module |
| FPU | Floating Point Unit |
| I2C | Inter-Integrated Circuit |
| I2S | Inter-IC Sound, Integrated Interchip Sound |
| ITM | Instrumentation Trace Macrocell Unit |
| JTAG | Joint Test Access Group (IEEE standard) |
| JTAG-AP | DAP's JTAG Access Port to access debug components |
| JTAG-DP | DAP's JTAG Debug Port used by external debugger |
| J&M | Jun and Marty LLC |
| MPU | Memory Protection Unit |
| NVIC | Nested vector Interrupt Controller |
| PCR | Power Clock Reset controller |
| POR | Power on reset, it is active low in this document |
| RFIF | APB peripheral to interface RF block |
| SoC | System on chip |
| SPI | Serial Peripheral Interface |
| SRAM | Static Random Access memory |
| TWI | Two-Wire Interface |
| UART | Universal Asynchronous Receiver and Transmitter |
| WDT | Watchdog Timer |

Table 23: Glossary

9 Ordering Information

9.1 Chip Marking Example




Figure 15: Chip Marking Example

9.2 Chip Marking Rule

| |
|---------------------|
| <PHY+> |
| <PHY6256><XX> |
| <V><FF><T><PPP><MM> |
| <YY><WW><LLLLLL> |

Figure 16: Chip Marking Rule

| Abbreviation | Definition and Implemented Codes |
|--------------|----------------------------------|
| <PHY+> | PHYPLUS MICROELECTRONIC |
| <PHY6256> | PHY6256 Product |
| <XX> | Package Type |
| <V> | Supply Voltage |
| <FF> | Flash Size |
| <T> | Operating Temperature |
| <PPP> | Product Information |
| <MM> | Manufacturer Information |
| <YY> | 2-digital Year Code |
| <WW> | 2-digital Week Code |
| <LLLLLL> | 6-digital Wafer Lot Code |

Table 24: Chip Marking Rule

9.3 Order Code

| Part No. | Package | Supply Voltage | Operating Temp. (°C) | Flash | Packing | Quantity | | | |
|----------------|---------|----------------|----------------------|-------|---------|----------|-------------|-------------|----------|
| | | | | | | ea /tube | tube /inner | inner /case | ea /case |
| PHY6256SA-W00C | TSSOP16 | 1.8~5.5V | -40~125 | NA | Tube | 60 | 120 | 6 | 43200 |
| PHY6256SD-W00C | SSOP24 | 1.8~5.5V | -40~125 | NA | Tube | 50 | 100 | 10 | 50000 |

Table 25: Order Code

10 Package Dimensions

Note: dimensions are in mm, angels are in degree.

10.1.1 SSOP24




Figure 17: SSOP24 package dimensions

10.1.2 TSSOP16





Figure 18: TSSOP16 package dimensions


11 Sample Application and Layout Guide

11.1 Sample Application

11.1.1 SSOP24



11.1.2 TSSOP16



11.2 Layout Guide

11.2.1 Placement

1. RF matching/Loop filter leading to antenna should be isolated from any other AC/DC signal as much as possible;
2. Xtal/OSC clock is a noise source to other circuits, keep clock trace as short as possible and away from any important area;
3. LDO's are sensitive and could be easily contaminated, care should be taken for the environment;
4. Antenna is the main RF radiation point, other important blocks should be shielded or away from this area.

RF traces

1. Define RF line width with given dielectric thickness (thickness of PCB dielectric layer to ground plain) to achieve 50ohm impedance; this is mainly for the RF line connecting to matching/loop filter and antenna.
2. Differential traces should be kept in the same length and component should be placed symmetrically;
3. Certain length of RF trace should be treated as part of RF matching.

11.2.2 Bypass Capacitor

1. Each VDD pin needs a bypass capacitor to release chip internal noise and block noise from power supply.
2. For power traces, bypass capacitors should be placed as close as possible to VDD pins.
3. Use one large and one small capacitor when the pin needs two capacitors. Typically the capacitance of the larger capacitor is about 100 times of that of the smaller one. The smaller capacitor usually has better quality factor than the larger one. Place the larger capacitor closer to the pin.
4. The capacitors of Loop filter need to have larger clearance to prevent EMC/EMI issue.
5. Ground via should be close to the Capacitor GND side, and away from strong signals.

11.2.3 Layer Definition

1. Normally 4 layer PCB is recommended.
2. RF trace must be on the surface layer, i.e. top layer or bottom.
3. The second layer of RF PCB must be "Ground" layer, for both signal ground and RF reference ground, DO NOT put any other trace or plane on second layer, otherwise "antenna effect" will complicate debug process.
4. Power plane generally is on the 3rd layer.
5. Bottom layer is for "signal" layer.
6. If two layer PCB is used, quality will degrade in general. More care needs to be taken. Try to maximize ground plane, avoid crossing of signal trace with other noise lines or VDD, shield critical signal line with ground plane, maximize bypass capacitor and number of ground vias.

11.2.4 Reference clock and trace

1. Oscillator signal trace is recommended to be on the 1st layer;
2. DO NOT have any trace around or across the reference clock (oscillator) trace.
3. Isolate the reference clock trace and oscillator by having more GND via around.
4. DO NOT have any other traces under the Oscillator.

11.2.5 Power line or plane

1. Whether to use power plain or power line depend on the required current, noise and layout condition. For RF chip, we generally suggest to use power line to bring power into IC pin. Line has parasitic inductance, which forms a low pass filter to reduce the noise traveling around PCB.
2. Add more conductive via on the current source, it will increase max current limit and reduce inductance of via.
3. Add some capacitor alone the power trace when power line travels a long distance.
4. DO NOT place power line or any plane under RF trace or oscillator and its clock trace , the strong clock or RF signal would travel with power line.

11.2.6 Ground Via

1. Ground Via must be as close to the ground pad of bypass capacitor as possible , too much distance between via and ground pad will reduce the effect of bypass capacitor.
2. Having as many ground via as possible.
3. Place ground via around RF trace, the RF trace should be shielded with via trail.